Ge and O Valence States in GeO_x Interfacial Layer on Hole Mobility of Low EOT Ge pMOSFET

Ji-Syuan Li, Shih-Han Yi, Wen-Yen Hsu, Jiayi Huang, Chia-Wei Hsu, Tzung-Yu Wu, Dun-Bao Ruan and Kuei-Shu Chang-Liao*

Department of Engineering and System Science, National Tsing Hua University, Hsinchu, Taiwan, ROC Tel: +886-3-5742674, *Email: lkschang@ess.nthu.edu.tw

Abstract

Very high hole mobility in Ge pMOSFET with low EOT is achieved by reducing metastable germanium oxide of Ge^{+1} and Ge^{+3} in GeO_x layer, which are oxygen vacancies to act as scattering centers resulting in mobility degradation. Correlation between hole mobility and metastable germanium oxide or oxygen vacancy in GeO_x interfacial layer of Ge pMOSFET with different gate stacks are studied in depth.

1. Introduction

Interfacial layer (IL) is one of the key factors for achieving high mobility Ge pMOSFETs. Yttrium-based gate dielectric with GeO_x IL [1] and post-deposited- oxidation (PPO) technique with AlGeO_x IL [2] were proposed to obtain high mobility Ge MOSFETs. Although the behaviors of carrier mobility in Ge MOSFET were widely reported [3], [4], [5], effects of valence state of germanium and oxygen in GeO_x interfacial layer (IL) on mobility are not clear yet. In this work, Ge pMOSFETs with different gate stacks were analyzed by X-ray photoelectron spectroscopy (XPS) to investigate the correlation between hole mobility and valence state of germanium and oxygen.

2. Experimental:

Ge pMOSFETs were fabricated by gate first process in this work. After HF clean, a germanium oxide IL was grown by H₂O plasma, and then HfO₂ gate dielectrics was deposited, the gate stack for samples were in-situ deposited in the ALD chamber to ensure dielectric quality. Next, a TiN metal gate of 100 nm was sputtered and patterned. After that, B ion implantation was applied at 15 keV and 5×10^{15} cm⁻² to form source and drain. A PMA process at 450 °C for 30 s was performed to activate junction. A Ni metal of 50 nm was deposited to serve as electrode. A sintering at 350 °C was carried out for 30 min. The cross-sectional view, detailed process flow, and experimental conditions of Ge pMOSFETs are shown in Fig. 1. Illustration of gate stacks for samples in this work is shown in Fig. 2. HfO₂ and ZrO₂ were generally used as high-k gate dielectric [6]. Al₂O₃ and metal-caps were proposed to serve as buffer layer for Ge MOSFET [7]. The gate stacks of sample S1, S2, S3 and S4 are HfO₂/GeO_x, HfO₂/Al₂O₃/GeO_x, ZrO₂/Al₂O₃/GeO_x and ZrO₂/ZrO-cap/GeO_x, respectively. The channel width/channel length (W/L) of Ge pMOSFET tested in this work is 400 µm/10 µm. X-ray photoelectron spectroscopy (XPS) was applied to analyze valence state of germanium and oxygen in the GeO_x interfacial layer.

3. Results and discussion:

Fig. 3 shows X-ray photoelectron spectroscopy (XPS) of GeO_x IL with percentages of Ge^{+1} , Ge^{+2} , Ge^{+3} and Ge^{+4} for sample (a) S1, (b) S2, (c) S3 and (d) S4, respectively. The contents of Ge⁺¹ and Ge⁺³ in GeO_x IL for sample S1, S2, S3 and S4 are 45.23 %, 45.31 %, 30.24 % and 18.56 %, respectively. It is noted that the nature germanium oxides are Ge^{+2} (GeO) or Ge^{+4} (GeO₂); while Ge^{+1} and Ge^{+3} are metastable state with oxygen vacancy. Fig. 4 shows XPS O 1s spectra of GeO_x IL in percentage of germanium oxide and oxygen vacancy. The contents of oxygen vacancy of sample S1, S2, S3 and S4 are 53.56 %, 46.52 %, 42.54 % and 39 %, respectively. The trend of Ge⁺¹ and Ge⁺³ in Fig. 3 exactly matches with that of Fig. 4. Fig. 5 shows hole mobility versus inversion charge density (N_{inv}) of samples with different gate stacks, evaluated by split C-V method. Peak hole mobility of sample S1, S2, S3 and S4 are 410, 504, 650 and 802 cm²/V-s, respectively. The difference in hole mobility could be attributed to the contents of Ge⁺¹, Ge⁺³ and oxygen vacancy. The oxygen vacancy in GeOx IL plays crucial roles on hole mobility of Ge pMOSFET. Fig. 6 shows drain current versus gate voltage (I_D-V_G) of samples with different gate stacks. A low sub-threshold swing (S.S.) value of 119 mV/dec and high Ion/Ioff ratio of $\sim 10^4$ are obtained for sample S4. The difference in I_{on}/I_{off} ratio may be attributed to that in its gate leakage density. Fig. 7 shows peak hole mobility versus EOT of sample S4 with some benchmarks for comparison. Thanks to a low content of Ge⁺¹, Ge⁺³ and oxygen vacancy, sample S4 exhibits very high peak hole mobility at an EOT value of ~0.6 nm.

4. Conclusions:

The hole mobility of Ge pMOSFET is strongly correlated to metastable germanium oxide and oxygen vacancy in GeO_x IL. Low content of Ge⁺¹, Ge⁺³ and oxygen vacancy in GeO_x interfacial layer is required to achieve high hole mobility in Ge pMOSFET.

References:

- [1] C. H. Lee et al., 2014 VLSI, pp. 1-2.
- [2] R. Zhang et al., 2011 IEDM, pp. 28.3.1-28.3.4.
- [3] R. Zhang et al., TED, vol. 61(11), pp. 3668-3675, Nov. 2014.
- [4] C. H. Lee et al., 2013 IEDM, 2013, pp. 2.5.1-2.5.4.
- [5] C. H. Lee et al., 2013 VLSI, 2013, pp. T28-T29.
- [6] C. C. Li et al., EDL, vol. 37, no. 1, pp. 12-15, Jan. 2016.
- [7] S. H. Yi et al., EDL, vol. 38, no. 5, pp. 544-547, May 2017.



Fig. 1 Cross-sectional view of Ge pMOSFET and process flow in this work.



Fig. 2 Illustration of gate stack for samples in this work



Fig. 3 XPS analysis of Ge oxidation state with percentage of Ge^{+1} , Ge^{+2} , Ge^{+3} and Ge^{+4} in GeO_x IL for samples (a) S1, (b) S2, (c) S3, and (d) S4.



Fig. 4 XPS analysis of oxygen valence state with percentage of germanium oxide and oxygen vacancy in GeO_x for samples (a) S1, (b) S2 (c) S3 and (d) S4. The contents of oxygen vacancy of sample S1, S2, S3 and S4 are 53.56 %, 46.52 %, 42.54 % and 39 %, respectively. The contents of Ge⁺¹ and Ge⁺³ are obviously suppressed for sample S4 with ZrO_2/Zr -cap/GeO_x gate stack, which shows the lowest contents of Ge⁺¹ and Ge⁺³ among all samples.



Fig. 5 Hole mobility versus N_{inv} of samples with different gate stacks in this work. The mobility strongly correlates with contents of Ge⁺¹, Ge⁺³ and oxygen vacancy.



Fig. 6 Drain current I_D versus gate voltage V_G of samples with different gate stacks in this work.



Fig. 7 Peak hole mobility–EOT of sample S4 in this work with some benchmarks.