

## Study of enhance mode $\pi$ -gate InAs HEMT for logic application

Ying-Chieh Wang<sup>1</sup>, Jing-Neng Yao<sup>2</sup>, Yueh-Chin Lin<sup>1</sup>, Heng-Tung Hsu<sup>3</sup>, Ting-Jui Huang<sup>3</sup>, Chi-Yi Huang<sup>4</sup>, Edward Yi Chang<sup>1,2,3</sup>

<sup>1</sup> Department of Materials Science and Engineering, National Chiao-Tung University (NCTU),  
1001 Ta Hsueh Road, Hsinchu 30010, Taiwan, R.O.C.

Phone: +886-970-828-582 E-mail: fe44017@gmail.com

<sup>2</sup> Department of Electronics Engineering, National Chiao-Tung University (NCTU).<sup>2</sup>

<sup>3</sup> International College of Semiconductor Technology, National Chiao-Tung University (NCTU).

<sup>4</sup> Institute of Photonic System, National Chiao-Tung University (NCTU)

### Abstract

In this study, an enhance mode (E-mode)  $\pi$ -gate InAs HEMT devices is presented for logic application. The foot of  $\pi$ -gate structure direct contact with buffer layer to improve the gate controllability and reduced off state leakage current. The  $\pi$ -gate device exhibits low subthreshold slope (SS) of 64 mV/decade, low off state leakage current is  $5.5 \times 10^{-3}$  mA/mm and high maximum current density of 450 mA/mm, at  $V_{DS} = 1$  V.

### 1. Introduction

For device scaling in Si technology, the physical gate length of Si transistors is used in current 20 nm node generation and the size is expected to reach the limitation of 7 nm in 2018. Planar III-V compound semiconductor FET with Si technology is one of the promising solutions for the CMOS technology to extend Moore's law [1]. In general, III-V materials have approximately 50 to 100 times higher electron mobility than Si, and the extremely high transconductance demonstrated recently using InAlAs/InAs HEMTs on InP substrate with ultra-short gate length [2]. InAs possesses the properties of high electron mobility (20,000 cm<sup>2</sup>/Vs) at room temperature, high electron peak velocity, low electron effective mass and a reasonable energy bandgap (~0.3 eV) in low operation bias. InAs has plenty of attractive advantages as the channel material of HEMTs for future high-speed and low-power logic applications [3]. The paper report 3-D fin structure can be used to improve gate controllability [4]. Besides, the low leakage current is the key issue for future VLSI technology. [5]

In this work, the 3-D  $\pi$ -gate structure is designed which directly contact with buffer layer for improving gate controllability and reduced off state leakage current. The device shows low subthreshold slope and decrease leakage current.

### 2. Device fabrication and measurement

In this work, the epitaxial layers of the HEMTs were grown on InP substrates by molecular beam epitaxy (MBE). The structure layers from bottom to top are composed of an InP semi-insulator substrate for better isolation between adjacent devices, an In<sub>0.52</sub>Al<sub>0.48</sub>As buffer layer for better lattice match and 2DEG confinement. An InAs-based channel layer between two In<sub>0.65</sub>Ga<sub>0.35</sub>As sub-channels are applied on the buffer to enhance the electron confinement and improve the

electron transport properties. An InAlAs spacer layer is used to form heterostructure interface with channel. A Si  $\delta$ -doped carrier supply layer in it to provide extra carriers. An InAlAs schottky layer to form schottky interface with gate metal. An InP etching stop layer is capable of controlling the depth of recess and providing a passivation surface of InAlAs layer. Finally, a highly Si-doped In<sub>x</sub>Ga<sub>1-x</sub>As cap layer is used to reduce the contact resistance. For the device fabrication, first, we used the phosphoric based solution to etch InGaAs cap layers, hydrochloric acid to etch the stop layer, and phosphoric based solution again to etch InAlAs/InGaAs layers. Then, the multilayer metal of Ti/Pt/Au was deposited by E-Gun evaporator forming ohmic contact. Subsequently, we used the inductively coupled plasma (ICP) etching with Cl<sub>2</sub> gas, hydrochloric acid etching the stop layer, and the inductively coupled plasma (ICP) etching with Cl<sub>2</sub> gas again to form 3-D  $\pi$ -gate structure. There are four 3-D  $\pi$ -gate structure on the 20um gate width device and the interval between each  $\pi$ -gate is 4 um. After that, the SiN<sub>x</sub> film was grown by plasma enhanced chemical vapor deposition (PECVD) with process gases mixed with silane, ammonia, and nitrogen. The gate recess region was removed by anisotropic CF<sub>4</sub> inductive coupled plasma (ICP) dry etching. After dry etching, the cap layer etching performed by using PH-adjusted solution of succinic acid (S.A.) and H<sub>2</sub>O<sub>2</sub>. Then, Ti/Pt/Au (800/600/1800 Å) gate metal was evaporated by e-gun evaporation system, as shown in Fig.1.




Figure 1. (a) Structure of the device in this study (b) A to A' cross section of the device

### 3. Results and discussions

In Fig2. shows  $I_D$ - $V_G$  characteristic of the  $\pi$ -gate and planar device at  $V_{DS} = 1$  V. The  $\pi$ -gate devices presented the

transconductance  $G_m=1500\text{mS/mm}$  which is close to planar devices transconductance  $G_m=1400\text{mS/mm}$ . The drain current density of  $\pi$ -gate device is  $452\text{ mA/mm}$ , and planar device is  $508\text{mA/mm}$ . The 3-D structure etching reduces the cross-section area of channel, so drain current will slightly reduce. The threshold voltage from  $-0.01\text{V}$  to  $0.02\text{V}$ . The reason for the device from D-mode to E-mode is the  $\pi$ -gate structure enhanced gate controllability. The foot of  $\pi$ -gate direct contact to the buffer layer, so the gate can control channel at the front and back side.

Fig3..shows the Subthreshold slope characteristics of  $\pi$ -gate and planar device at  $V_{DS}=1\text{V}$ . The subthreshold slope (SS) of the  $\pi$ -gate is  $64\text{mV/decade}$  compare to planar devices is  $67\text{mV/decade}$ , which is close to the theoretical limit. The off state leakage current ( $I_{OFF}$ ) from  $82.95 \times 10^{-3}\text{mA/mm}$  to  $5.5 \times 10^{-3}\text{mA/mm}$ . The  $\pi$ -gate reduced leakage current and improve the  $I_{ON}/I_{OFF}$  ratio from  $6 \times 10^3$  to  $8 \times 10^4$  as shown in Table I. Compared with other devices in the literature[6-15] the  $\pi$ -gate show excellent  $I_{ON}/I_{OFF}$  ratio and SS is show in Fig 4. .




Figure 2. ID/Gm-VG characteristics of  $\pi$ -gate and planar device  
Figure 3. Subthreshold slope characteristics of  $\pi$ -gate and planar device

#### 4. Conclusions

In this work, E-mode InAs HEMT using  $\pi$ -gate structure have

been fabricated. The foot of  $\pi$ -gate structure was designed to direct contact with buffer layer for improving the gate controllability and reducing off state leakage current. The  $\pi$ -gate device exhibit, low Subthreshold slope ( $64\text{mV/decade}$ ) and low off state leakage current ( $5.5 \times 10^{-3}\text{mA/mm}$ ). The  $\pi$ -gate structure successfully improved the gate controllability, and shows the potential for future InAs HEMT logic application.

Table I. Compare DC characteristic for  $\pi$ -gate and planar devices

Gate structure	$\pi$ -gate	planar
$I_{D\text{MAX}}(\text{mA/mm})$	452	508
$G_{M\text{MAX}}(\text{mS/mm})$	1500	1400
SS(mV/decade)	64	68
$I_{OFF}(\times 10^{-3}\text{mA/mm})$	5.5	82.95
$I_{ON}/I_{OFF}$	$8 \times 10^4$	$6 \times 10^3$
$V_{th}(\text{V})$	0.02	-0.01




Figure 4.  $I_{ON}/I_{OFF}$  ratio as a function of SS for the  $\pi$ -gate and other device reported in the literature

#### Acknowledgements

This work was long-term sponsored by the NCTU-UCB I-RiCE program, Ministry of Science and Technology, Taiwan, under Grant No. MOST106-2911-I-009-302..

#### References

- [1] Del Alamo, Jesús A. Nature (2011)
- [2] Shinohara, et al., 2007. IPRM'07. IEEE 19th International Conference on. IEEE, 2007.
- [3] Waldron, et al. Electron Devices, IEEE Transactions (2010)
- [4] E.Ture, et al. Eur. Microw. Week 2015, 2015.
- [5] International Technology Roadmap for Semiconductors, ITRS execute report 2015, 2015
- [6] S. H. Kim, et al., (Tokyo Uni.) VLSI2013, T50.
- [7] S. W. Chang, et al. (TSMC) IEDM2013, p.417.
- [8] T. W. Kim, et al. (Sematech) IEDM2013, p.425.
- [9] Arun VT, et al. (Logic Tech.) VLSI2014, p.72.
- [10] H. Wu, et al. (Purdue Uni.) VLSI2014, p.82.
- [11] L. Dong, et al. (Purdue Uni.) VLSI2014, p.50.
- [12] D-H Kim, et al. IEDM (2006)
- [13] D-H Kim, et al. IEDM (2007)
- [14] Natalia Seoane et al. IEEE Trans. Electron Device (2016)
- [15] Alon Vardi et al. IEEE Electron Device (2016)