# Vertical-type 2DHG Diamond MOSFETs

Nobutaka Oi<sup>1</sup>, Takuya Kudo<sup>1</sup>, Tsubasa Muta<sup>1</sup>, Satoshi Okubo<sup>1</sup>, Ikuto Tsuyuzaki<sup>1</sup>, Taisuke Kageura<sup>1</sup>, Masafumi Inaba<sup>1, 2</sup>, Shantou Onoda<sup>3</sup>, Atsushi Hiraiwa<sup>1</sup> and Hiroshi Kawarada<sup>1, 4</sup>

<sup>1</sup> Waseda Univ.3-4-1 Okubo, Shinjuku-ku, Tokyo 169-8555, Japan

Phone: +81-3-5286-3391 E-mail: <u>n.ooi.9.12@ruri.waseda.jp</u>

<sup>2</sup> Institute of Materials and Systems for Sustainability, Nagoya University, Furo-cho, Chikusa, Nagoya 464-8603, Japan

<sup>3</sup> National Institutes for Quantum and Radiological Science and Technology,

<sup>4</sup> The Kagami Memorial Laboratory for Materials Science and Technology, Waseda University,

### Abstract

A vertical type device, which has perpendicular conduction paths to device substrates, is advantageous for power devices. We fabricated vertical-type 2 dimensional hole gas (2DHG) diamond metal-oxide-semiconductor field-effect transistors (MOSFETs) with trench structures. Trench structure was fabricated by inductive coupled plasma reactive ion etching and trench side-wall can be used for p-channel. Characteristics of vertical-type 2DHG diamond MOSFETs were comparable to those of lateraltype 2DHG diamond MOSFETs.

#### 1. Introduction

We fabricated vertical-type 2DHG diamond MOSFETs using 2DHG layer for channel. Al<sub>2</sub>O<sub>3</sub> layer has been used for gate insulator [1,2] for diamond MOSFET and passivation layer [3] on the 2DHG layer on hydrogen terminated diamond surface. Using high temperature atomic layer deposition (ALD) Al<sub>2</sub>O<sub>3</sub>[4], the 2DHG layer has been formed without unstable adsorbates and showed stable hole conduction up to 800K [4,5]. In lateral-type devices, we have reported high breakdown characteristics (~2000 V) [6,7] and stable operation in wide temperature (10K~673K) [6]

The 2DHG formed by ALD  $Al_2O_3$  is independent on crystal orientation, so can be fabricated on the trench side-wall. A proto-type vertical FET devices with 2DHG channel and drift region have been reported.

In this paper, we fabricated vertical-type 2DHG diamond MOSFETs whose current density is 2 orders of magnitude higher than the previous work [8]. Current density and on/off ratio at room temperature (RT) are comparable to lateral-type 2DHG diamond MOSFETs.

# 2. Results

The cross-sectional view of the vertical-type 2DHG diamond MOSFETs is shown in Fig.1. Nitrogen-doped layer is fabricated between undoped layers deposited on p<sup>+</sup>-type diamond substrate by microwave plasma chemical vapor deposition (MPCVD). Additional nitrogen doped layer plays a part in blocking leakage current which flows in the direction perpendicular to the substrate and was fabricated at 1  $\mu$ m depth with ~10<sup>19</sup> cm<sup>-3</sup>. 4  $\mu$ m depth trench structure was formed by inductive coupled plasma reactive ion etching (ICP-RIE) with 150-nm-thick MgO mask. A 200 nm regrowth undoped diamond layer was deposited by MPCVD to cancel surface damages by etching and to form stable 2DHG layer. The gate length was fixed to 4  $\mu$ m, and the total length between gate and drain, which corresponds to the effective drift length  $L_{GD}$ , was ~5 $\mu$ m. We defined the region between gate edge and trench top edges and trench sidewall as the drift region.

Fig. 2 and 3 show IDS-VDS characteristics and IDS-VGS characteristics at  $V_{\rm DS}$  of -10 V at RT, respectively. From fig.2, maximum current density at  $V_{DS}$  of -10 V and -50 V were -49 mA/mm and 200mA/mm, respectively. Maximum drain current density is about 1 orders of magnitude higher than the previous vertical FET [8] and is almost equal to lateral type 2DHG diamond MOSFETs [6] in a similar scale. The threshold voltage ( $V_{\text{th}}$ ) determined from  $I_{\text{DS}}$ - $V_{\text{GS}}$  characteristics was 18.2 V and this value is also close to that of lateral-type device. In off state ( $V_{GS}$ ~25 V),  $I_{DS}$  was approximately  $10^{-7}$ mA/mm for RT operation and the on/off ratio of this device was over 8 orders of magnitude, and this value is also comparable to lateral-type device. This result shows that ~50-nmthick nitrogen doped layer well blocked the substrate leakage current. Fig.4 shows IDS-VDS characteristics of measured and simulated results. Measured IDS-VDS curve was reproduced by device simulation based on the two-dimensional negatively charge sheet model [6]. The optimal charge density at the Al<sub>2</sub>O<sub>3</sub>/C-H diamond interface and carrier mobility at lateral channel and vertical channel at trench structure were - $6.7 \times 10^{12} \text{ cm}^{-2}$  and 95 cm<sup>2</sup>/Vs, -6.0×10<sup>12</sup> cm<sup>-2</sup> and 47 cm<sup>2</sup>/Vs, respectively. Fig.5 shows current density at  $V_{DS}$  and  $V_{GS}$  of -50 V and -20 V of five devices in the range of RT-300 °C. Although the current density at 300 °C decreased comparing to RT, that was stable under 200 °C. Fig. 6 shows  $I_{DS}-V_{GS}$ characteristics at  $V_{\rm DS}$  of -10 V in the range of RT-300 °C. At RT and 150 °C, the on/off ratio is about 8 and 7 orders of magnitude, respectively, and current density reached the lower measurement limit (~10<sup>-7</sup> mA/mm) in off state. At 200 °C, leakage current increased comparing with RT, but on/off ratio was still high as ~5 orders of magnitude. At high temperature (~300 °C), drain current dependence on gate voltage dropped down and on/off ratio was ~1 order of magnitude, indicating that this device could not work properly at high temperature (over 300 °C), because the blocking layer (N doped thin layer) is not thick enough. .

# 3. Conclusions

We fabricated vertical-type 2DHG diamond MOSFETs,

whose characteristics are comparable to lateral-type device by the nitrogen-doped layer. Vertical-type 2DHG diamond MOSFETs we modulated even in the high temperature up to 200 °C.



Fig. 1. The cross-sectional illustration of vertical-type C-H diamond MOSFETs.



Fig. 2.  $I_{DS}$ - $V_{DS}$  characteristics at room temperature. Current density was 49 mA/mm at  $V_{DS}$  and  $V_{GS}$  of -10 V and -4 V, respectively.



Fig. 3.  $I_{DS}$ - $V_{GS}$  characteristics at room temperature. Threshold voltage  $V_{th}$  was 18.2 V.







Fig. 5. Temperature dependence on maximum current density at  $V_{\rm DS}$  and  $V_{\rm GS}$  of -50 V and -20 V, respectively, at room temperature-300 °C



Fig. 6. Temperature dependence of  $I_{DS}$ - $V_{GS}$  characteristics at  $V_{DS}$  of -10 V.

# Acknowledgements

This study was supported by a Grant-in-Aid for Fundamental Research S (26220903, JSPS).

# References

 K. Hirama, H. Takayanagi, S. Yamauchi, J. H. Yang, H. Kawarada, H. Umezawa Appl. Phys. Lett., 92(11), 112107 (2008).

[2] M. Kasu, H. Sato, and K. Hirama, Appl. Phys. Express 5, 025701 (2012).

[3] D. Kueck, S. Jooss, and E. Kohn, *Diamond Relat. Mater.* 18, 1306 (2009).

[4] A. Hiraiwa, H. Kawarada, et al., J. Appl. Phys. 112 (2012) 124504.

[5] A. Daicho, H. Kawarada, et al., J. Appl. Phys. 115 (2014) 223711

[6] H. Kawarada et al. Sci. Rep. 7 (2017) 42368.

[7]] Y. Kitabayashi, H. Kawarada et al., IEEE Elec Dev Lett, 2261340. pp.363-366 (2017).

[8] M. Inaba, H. Kawaradaet et al., Appl. Phys. Lett. 109, (2016)101063.