Characterization of Ga₂O₃ MOSFETs for Low to Medium Power Applications

Gregg Jessen¹, Kelson Chabak¹, Andy Green², Neil Moser³, Jonathon McCandless², Kevin Leedy¹, Antonio Crespo¹, and Steve Tetlak¹

> ¹ Air Force Research Laboratory Sensors Directorate
> 2241 Avionics Circle, WPAFB, OH 45433, USA E-mail: gregg.jessen@us.af.mil
> ² KBRwyle
> Dayton, OH 45433, USA
> ³ George Mason University Fairfax, VA 22030, USA

Abstract

As a contender for power electronics applications, β -Ga₂O₃ is well suited for unipolar, lateral device applications due to low dc conduction losses. However, to date, little work has been done to show dynamic switch loss potential. In this work, we establish an upper bound for dynamic switch loss metrics for current generation depletion and enhancement-mode β -Ga₂O₃ MOSFETs through C-V characterization. $R_{ON} Q_G$ values around 5200 m Ω nC were measured on unoptimized enhancement-mode devices with three terminal breakdown voltage of 147 V. However, we project $R_{ON} Q_G$ values as low as 110 m Ω -nC by implementing realized ohmic contact optimization and scaling of parasitic access resistance. Further reduction is possible through materials optimization and device design.

1. Introduction

β-Ga₂O₃ has recently emerged as the only power semiconductor with a larger bandgap than GaN and SiC that offers large-area, native substrates grown from a melt and has achieved residual doping in epitaxial films as low as ~1E13 cm⁻³ to over 1E20 cm⁻³ for degenerately doped films [1]. Several groups have demonstrated high-quality, low-defect epitaxy by various growth techniques [2-5]. The critical field strength (E_C) of β -Ga₂O₃ is estimated to be ~8 MV/cm about 2.5x that of bulk GaN and SiC. A key milestone was the empirical demonstration of record-high $E_C > 3.8$ MV/cm in a laterally scaled β -Ga₂O₃ MOSFET which is the first to surpass bulk GaN and SiC values [6]. While this device was not optimized for low on-resistance (R_{ON}) , it clearly illustrated the strength behind lateral β-Ga₂O₃ MOSFET scaling of device geometry (including gate length) towards achieving lower R_{ON} and lower gate charge (Q_G) . This high E_C affords tremendous opportunity for parasitic reduction that benefits both dc conduction losses and dynamic switch losses for power switching applications as well as high power-frequency product for RF applications.

To date, preliminary β -Ga₂O₃ devices have achieved > 600 V Schottky barrier diodes [7], 755 V breakdown in fieldplated lateral FETs [8], > 600 V e-mode operation in wrapgate FETs [9], and now GHz RF performance in MOSFETs [10]. Recent emphasis has been toward high-voltage commercial applications. However, there is a role for low- to medium-power applications in the 100's of Volts and 10's of Watts range with high switching speeds. Here, we provide early insight into the upper bound of dynamic switching losses through I-V and C-V characterization of short-periphery β -Ga₂O₃ MOSFETs grown homoepitaxially by two sources.

2. Device Fabrication

β-Ga₂O₃ MOSFETs were fabricated on 200-nm channels grown homoepitaxially by MBE with either Si [5] or Ge doping [4, 11]. Two-finger MOSFETs were made with 2 x 50 μ m gate width with varying source-drain spacing (L_{SD}) and gate length (L_G). For both samples, electron mobility (μ) exceeding 100 cm²/Vs was measured using on-wafer Van der Pauw test structures with moderate doping concentration varying in the range of 2-6E17 cm⁻³. The contact resistance (R_C) was not optimized and resulted in about ~20 Ω mm or higher which can be drastically improved by implant ionization [7] or regrowth. For the Si-doped sample, a recess gate step was included to remove ~70% of the ~1 μ m gated channel to render it normally-off which is a desired feature for fail-safe power switch devices. The Ge-doped sample was depletion-mode with $L_G = 2 \mu m$. A schematic of both devices and their geometry is illustrated in Fig. 1. Additional processing details can be found in prior reports [10, 11].



Fig. 1: (left) Ge-doped d-mode and (right) Si-doped e-mode β -Ga₂O₃ MOSFETs.

3. Device Characterization

Fig. 2 compares the family of output curves of representative d- and e-mode β-Ga₂O₃ MOSFETs where the maximum current reaches about 30 mA/mm at V_{DS} = 10 V. The d-mode device was optimized for higher breakdown (L_{SD} = 13 µm, L_G = 2µm, L_{GS} = 0.5µm, R_{SH} ~ 12 kΩ/sq) while the e-mode device was optimized for R_{ON} (L_{SD} = 5µm, L_{GS} = L_G = 1µm, R_{SH} ~ 6 kΩ/sq). Indeed, the breakdown voltage (V_{BK}) was 479 V and 147 V for the d-mode and e-mode devices, respectively. The V_{BK} of 479 V is close to the predicted maximum value using a peak E_C = 8 MV/cm according to the relationship, V_{BK} = $\varepsilon E_C^2/(2qN_D)$, predicted by Baliga for a doping concentration of ~4E17 cm-3. For the e-mode device, the R_{ON} was about ~180 Ω-mm at V_{GS} = 8 V.



Fig. 2: I-V output curves for e-mode (left) and d-mode (right) β -Ga₂O₃ MOSFETs.

From C-V, we extract an upper bound for total gate charge, Q_G , by integrating C_G from V_{G-OFF} to V_{G-ON} for measured R_{ON} with $V_{DS} = 0$ V and use this to establish an upper bound for $R_{ON} Q_G = L_{CH}^2 / \mu$ based on methods outlined by Schuette et al. [12]. The C-V characteristics measured at the device level are shown in Fig. 3. The e-mode MOSFET has lower Q_G because of the smaller L_G and gate recess. Figure 4 shows $R_{ON} Q_G$ as a function of V_{BK} computed from L_{CH}^2/μ with reference lines drawn for Si, GaN and β -Ga₂O₃. State-of-the-art Si and GaN devices are shown for reference [13, 14]. As a comparison, measured data for early generation d- and e-mode β -Ga₂O₃ MOSFETs shown as open dots are approaching state of the art Si trench MOSFETs. Simple optimization steps are calculated and shown as closed dots for each device based on known realizable improvements. First ohmic contact resistance is assumed $< 0.2 \Omega$ -mm. Second, we assume self-aligned source contact and scale the drift region and gate length to the Baliga limit for the doping used. Finally, we incorporate modest mobility improvement according to upper limits calculated by Ma et al. [15] to project $R_{ON}Q_G$ values of 70 and 245 m Ω -nC for e- and d-mode FETs respectively. This competes with state-of-the-art GaN with the added benefit of cost-effective bulk substrates.

4. Conclusion

Early results on β -Ga₂O₃ FETs show great promise for

low dynamic loss switches and thus high-speed switching for power applications. We anticipate, based on materials optimization and advanced fabrication techniques, that we can meet or exceed dynamic switch loss metrics in lateral GaN devices while exceeding dc conduction loss metrics via the superior BFOM achievable by β -Ga₂O₃.



Fig. 3: Device C-V measurements for both e-mode and d-mode β -Ga₂O₃ MOSFETs.



Fig.4: $R_{ON}Q_G$ vs V_{BK} plot showing unoptimized d- and emode β -Ga₂O₃ MOSFETs compared to state-of-the-art GaN and Si. A realistic resistance optimization path is shown by the solid blue circles.

References

- [1] M. Higashiwaki, et al., Semicon. Sci. Tech., 31 (3), 034001, 2016.
- [2] M. Baldini, et al. ECS J. SSST., 6 (2), Q3040-Q3044, 2016.
- [3] S. Krishnamoorthy, et al., APEX, 10 (5), 051102, 2017.
- [4] E. Ahmadi, et al., APEX, 10 (4), 041102, 2017.
- [5] K. Sasaki, et al., APEX, 5 (3), 035502, 2012.
- [6] A. Green, et al., IEEE EDL, 37 (7), 902-905, 2016.
- [7] K. Konishi, et al., APL, 110 (10), 103506, 2017.
- [8] M. Wong, et al., IEEE EDL, 37 (2), 212-215, 2016.
- [9] K. Chabak, et al., APL, 109 (21), 213501, 2016.
- [10] A. Green, et al., IEEE EDL, 38 (6), 790-793, 2017.
- [11] N. Moser, et al., IEEE EDL, 38 (6), 775-778, 2017.
- [12] M. Schuette, et al., IEEE TED, 63(5), 1921-1927, 2016.
- [13] R. Williams, et al., IEEE TED, 64(3), 674, 2017.
- [14] H. Wang, et al., IEEE Trans. Power Elect., (32)7, 5539, 2017..
- [15] N. Ma, et al., APL, 109(21), 212101, 2016.