

# Fabrication of Gate-All-Around Poly-Si Tube-channel Junctionless Field-Effect Transistors

You-Tai Chang, Kang-Ping Peng, Pei-Wen Li, and Horng-Chih Lin

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University,  
1001 Ta Hsueh Road, Hsinchu 30010, Taiwan

Phone: +886-3-571-2121 #54193 E-mail: [hclin@faculty.nctu.edu.tw](mailto:hclin@faculty.nctu.edu.tw)

## Abstract

We reported a novel process for the successful demonstration of junctionless poly-Si field-effect transistors (FETs) with an ultra-thin tube channel and gate-all-around configuration. The fabricated devices show well-behaved performance with on/off current ratio greater than  $10^7$  and subthreshold swing of 98 mV/decade. We also show that parasitic effects arising from the underneath channel can be effectively suppressed by using a substrate implant design.

## 1. Introduction

Macaroni FETs have been aggressively employed in the construction of 3D NAND flash memories [1]. This scheme features an ultra-thin tube-shaped poly-Si channel, within which an oxide layer is filled into the core of the tube channel in order to avoid the degradation in subthreshold swing that occurs to the devices with a thick cylindrical channel. In view of the exquisite combination of ultra-thin channel and gate-all-around (GAA) configuration [2], the macaroni-channel FET provides promising potential for relieving short-channel effects encountered for sub-micrometer-scale and even nanometer-scale CMOSFETs, despite the fact that few works have been reported on the subject. In this abstract, we presented a new, novel process for the fabrication of GAA poly-Si FET with a tube-shaped channel.

## 2. Experiment

Cross-sectional and plan-view structures of the Tube-FET, are sketched in Fig. 1. Apart from the Macaroni FETs, the tube-channel conformally encapsulating a dielectric core is horizontally lying between source and drain (S/D) studs. Figure 2 illustrates the process flow of the Tube-FET. The fabrication began with a Si substrate that was intentionally implanted with B<sup>+</sup> in order to suppress the leakage conducting through a parasitic channel shown in Fig. 3. A 100nm-thick SiO<sub>2</sub>, a 35nm-thick Si<sub>3</sub>N<sub>4</sub>, and a 50nm-thick poly-Si were then deposited in sequence (Fig. 2(a)). Notably the nitride layer is designed to serve as the dielectric core of the Tube-FET. The top poly-Si/Si<sub>3</sub>N<sub>4</sub> stack was subsequently lithographically patterned (Fig. 2(b)), followed by a wet etching step to shrink the nitride (Fig. 2(c)). After the stripping of the top poly-Si layer (Fig. 2(d)), a 100nm-thick poly-Si was deposited and served as the S/D studs following lithographic patterning (Fig. 2(e)). Then, a 200nm-thick poly-Si was deposited and etched back to form the S/D spacer (Fig. 2(f)) that is designed for downscaling the channel length (L). The nitride-core was suspended after the underlying oxide layer was etched off by buffer oxide etcher (BOE) (Fig. 2(g)). Afterwards, a 3nm-thick poly-Si channel film and then a 10nm-thick gate oxide were deposited (Fig.

2(h)). The poly-Si channel layer was *in situ* doped with phosphorous of a high carrier concentration ( $>10^{19}$  cm<sup>-3</sup>). Prior to the gate layer deposition, the gate oxide layer was annealed within a N<sub>2</sub>O ambient. Following the formation of gate electrode (Fig. 2(i)), a 250nm-thick passivation layer was deposited (Fig. 2(k)). After conventional metallization scheme, the completed devices were annealed in forming gas.

## 3. Results and discussion

The cross-sectional TEM image of a fabricated device is shown in Fig. 4, in which there appear conformal layers of poly-Si channel and oxide encapsulating the nitride core. The perimeter of the core represents the effective channel width of the devices, and the estimated channel width for our device is approximate 330 nm from TEM observations. The transfer characteristics of the Tube-FET with L/W of 110nm/350 nm are displayed in Fig. 5. It is clearly seen that well-behaved switching performance with Ion/Ioff current ratio greater than  $10^7$  is achievable for the Tube-FET. Moreover, despite the high doping concentration of the channel layer, a good subthreshold swing of 98 mV/decade is measured, thanks to the ultra-thin tube channel and GAA configuration.

Effect of the ground-plane (substrate) implantation for suppressing the leakage of the parasitic transistor (Fig. 3) is evidenced in Fig. 6. Two test devices (specified with symbols) with and without implantation, respectively, were fabricated by similar process flow shown in Fig. 2, except that the formation of the core channel is skipped. For comparison, I-V curve of the Tube-FET shown in Fig. 5 is also included in the figure (the dashed line). Transfer characteristics of test devices without implant in Fig. 6 suggest that the deposition of heavily doped poly-Si on the Si substrate would become a leak path, resulting leakage current much higher than that conducting through the tube poly-Si channel. This issue can be resolved by conducting counter implant doping. As shown in Figure 6, the leakage current of the parasitic transistor is well suppressed to a level that is much lower than that of the Tube-FET as the substrate implant was performed.

## 4. Conclusions

A new junctionless Tube-FET process was demonstrated in this work. The combination of ultra-thin tube channel and GAA configuration enables good switching performance even though the junctionless scheme with a highly doped channel is employed. We also showed that the influence of a parasitic transistor can be effectively suppressed by a ground-plane implant.

**Acknowledgements-** This work was sponsored in part by the Ministry of Science and Technology, Taiwan, under Grant MOST105-2221-E-009-144-MY3 and NCTU-UCB I-RiCE program, under Grant MOST-106-2911-I-009-301, and Research of Excellence Program MOST 106-2633-E-009-001.

**References**

- [1] Y. Fukuzumi *et al.*, IEDM Tech Dig., p. 449 (2007).
- [2] C.-C. Yang *et al.*, reported in 2016 Si Nanoelectronics Workshop.




Fig. 1 (a) Top and cross-sectional views along (b) BB' and (c) AA' directions for the Tuber-FET.




Fig. 2 Process flow of the Tube-FET.




Fig. 3 Existence of a parasitic channel in the Tube-FET.




Fig. 4 (a) TEM image and (b) EDS mapping showing the core structure. (c) An enlarged view of the TEM image showing conformal deposition of poly-Si and gate oxide onto the nitride core.




Fig. 5 Transfer characteristics of a Tube-FET.




Fig. 6 Transfer characteristics of parasitic transistors with and without substrate implant and the Tube-FET (Fig. 5) measured at  $V_D = 0.1V$ .