Highly Efficient and Compact CMOS DC-DC Converter with Novel Transistor Layout of 60 nm Multi-pillar Type Vertical Body Channel MOSFET Kazuki Itoh^{1,2,3,4} and Tetsuo Endoh^{1,2,3,4}

¹Graduate School of Engineering, Tohoku Univ. Japan, ²Center for Innovative Integrated Electronic Systems, ³JST-ACCEL, ⁴JST-OPERA Phone: +81-22-795-4906 E-mail: tetsuo.endoh@cies.tohoku.ac.jp

Abstract

A novel transistor layout of multi-pillar Vertical Body Channel (BC) MOSFET is proposed and evaluated to achieve highly efficient and compact CMOS DC-DC converters. It shares drain and source of Vertical BC MOSFETs connected in series, therefore the effects of parasitic components on the source and drain are suppressed. Moreover, 2.0 V / 0.8 V 100 MHz CMOS DC-DC converters with the proposed layout with 60 nm Vertical BC MOSFET are designed and simulated by HSPICE. They obtained peak efficiencies of 89.0% with high-side PMOS and 90.1% with high-side NMOS power switch which are 5.4% and 6.0% higher than that with the conventional layout, respectively.

1. Introduction

The Vertical Body Channel (BC) MOSFET shown in Fig. 1(a) is an almost desirable semiconductor device for future digital CMOS because it provides excellent current drivability, scalability and back bias free characteristic [1]. It arranges the source, channel and drain vertically.

In recent logic and memory applications, a CMOS DC-DC converter integrated on the same die such as an integrated voltage regulator becomes a key feature to achieve low-operating-power [2]. The CMOS DC-DC converter with cascode power switches can handle higher voltage than CMOS process voltage with high switching frequency such as 100 MHz; hence the highly efficient cascode MOSFET with Vertical BC MOSFET shown in Fig. 1(b) is demanded.

The layouts of non-cascode multi-pillar Vertical BC MOSFETs with low drain/source parasitic resistances were investigated in the previous work [3]. However, a design methodology of the cascode power switch with multi-pillar Vertical BC MOSFET has not been reported until yet.

In this paper, a novel layout of multi-pillar Vertical BC MOSFET is proposed for CMOS DC-DC converters.

2. Proposed Layout of Multipillar Vertical BC MOSFET

The top view of the proposed transistor layout of the multi-pillar Vertical BC MOSFET is shown in Fig. 2. The proposed layout is composed of two MOSFETs connected in series to assume the cascode power switch. "S" and "D" indicate top node as source with bottom node as drain, and top node as drain and bottom node as source, respectively. The metal and gate layer have a Stacked and Multi-Fingered (SMF) structure. Applying the proposed transistor layout, resistances of bottom contacts and the diffusion layer between the source of M1 and the drain of M2 can be suppressed, because they are shared on the diffusion layer.

The parasitic resistance dependence of series resistance across the drain of M1 and the source of M2 of various transistor layouts are simulated with the method described in the previous work [3]. In conventional layouts, there are 4 intermediate bottom contacts in 21 and 26 Si pillars; namely, inter 21 and inter 26 as shown in Fig. 3 (a) and (b), respectively. The proposed layouts have 56 Si pillars without a bottom contact. The pillar-to-pillar connections are vertical and diagonal: namely, SMF 56 and DSMF 56 as shown in Fig. 3 (c) and (d). The both pillar-to-pillar spacing and pillar diameter is assumed as the feature size F. The area of bottom contact is $F \times F$. The diffusion resistance R_{diff} and contact resistance R_{co} dependence of the series resistance is shown in Fig. 4 and Fig. 5, respectively. Contact resistances are added to both top and bottom of Si pillars. The series resistance is suppressed with the proposed SMF 56 compared with conventional inter 26 by 57% for PMOS with R_{diff} =400 Ω and 73% for NMOS with R_{diff} =200 Ω . In the proposed SMF 56, the series resistance increase due to the contact resistance is suppressed since the bottom contacts between the source of M1 and drain of M2 are removed.

3. Results of CMOS DC-DC Converter and its Benchmarking

2.0 V / 0.8 V 100 MHz CMOS DC-DC converters composed of cascode power switches with Vertical BC MOSFET are designed and simulated. The both topologies of High-Side PMOS (HSP) and NMOS (HSN) power switch shown in Fig. 6 [4] are simulated. The gate widths of M1-M4 are optimized to obtain the highest efficiency at 0.5 A load current by a numerical analysis. Parameters of the simulated converters are summarized in Table I. The applied MOSFET model is extracted from the experimental data of Vertical BC MOSFET with the 60 nm diameter and 100 nm gate length [5]. Fig. 7 shows the efficiency curves of the converters with the proposed structure compared with the conventional *inter* 21. The converters with the proposed SMF 56 have 89.0% and 90.1% peak efficiencies with HSP and HSN which are 5.4% and 6.0% higher than that with the conventional *inter* 21, respectively. The benchmarking table of the simulated converters is summarized in Table II. It is worth noting that not only the efficiency is enhanced, but also the area is reduced owing to the shared S/D.

4. Conclusions

A novel transistor layout of multi-pillar Vertical BC MOSFET is proposed to suppress the series resistance of the cascode power switch. From the results, the CMOS DC-DC converters with the proposed layouts with 60 nm Vertical BC MOSFET obtained peak efficiencies of 89.0% and 90.1% for HSP and HSN respectively, which indicates the proposed multi-pillar Vertical BC MOSFET is a promising candidate for the highly efficient and compact CMOS DC-DC converter.

Acknowledgements: This work was supported by JST-ACCEL Grant Number JPMJAC1301, JST-OPERA, and VDEC: The University of Tokyo with the collaboration with Synopsys Corporation.

References

[1] T. Endoh et al., IEICE Trans. Electron., E92-C (2009) 594.

[2] B. Bowhill et al., IEEE J. Solid-State Circuits, 51 (2016) 92.



(a) Single MOSFET (b) Cascode MOSFET with shared S/D Fig. 1 Bird's eye view of the Vertical Body Channel (BC) MOSFET.







(a) Conv. *inter_21* (b) Conv. *inter_26*

(c) Proposed SMF_56

O

00

D

0

O

D









Fig. 4 Diffusion resistance dependence of the series resistance of M1-M2 with the proposed and conventional layouts.

[3] K. Sakui *et al.*, IEEE Trans. Electron Devices, **57** (2010) 1768.
[4] K. Itoh *et al.*, *Extended Abstracts of the SSDM* (2016) 743.
[5] T. Imamoto *et al.*, Jpn. J. Appl. Phys., **54** (2015) 04DC11.







Fig. 6 Schematic of the cascode CMOS DC-DC converters [4].



(a) High-side PMOS (HSP) (b) High-side NMOS (HSN) Fig. 7 Efficiency curves of the CMOS DC-DC converters with the multi-pillar Vertical BC MOSFET with R_{diff} =200 Ω and R_{co} =1k Ω .

Table I Parameters of the simulated CMOS DC-DC converters.

	Input voltage V _{IN}			2.0 V			
	Half-rail voltage V _{half}			1.0 V			
	Output voltage V _{OUT}			0.8 V			
	Inductance Output capacitance Bootstrap capacitance (High-side NMOS only) Crossover frequency Switching frequency MOSFET model			4 nH			
				10 μF			
				400 pF			
				10 MHz			
				100 MHz			
				BSIM4 60 nm Vertical BC MOSFET model extracted from experimental data.			
Table II Benchmarking table of the CMOS DC-DC converters.							
	Converter topology	HSP (See Fi		6 (a))	HSN (See Fig. 6 (b))		
	Layout of Vertical BC MOSFET	Proposed SMF_56		Conventional inter_21	Proposed SMF_56	Conventional inter_21	
,	Total area of M1-M4 at optimum gate width (F ²)	2,376,120	•	16% 2,828,715	1,901,200 ┥	- <u>16%</u> 2,263,333	
	Peak efficiency	89.0%	ť	<u>5.4</u> % 83.6%	90.1%	<u>+5.9</u> % 84.2%	
	Heavy load efficiency at 2.0 A	80.9%	¢	<mark>15.4</mark> % 65.5%	84.5% ┥	+14.1% 70.4%	