# Improved Electrical Stability of Thin-Film Transistors with Co-sputtered Ti-IGZO Channel and Zr<sub>0.85</sub>Si<sub>0.15</sub>O<sub>2</sub> Gate Dielectric

Hao-Ping Yen<sup>1</sup>, Shui-Jinn Wang<sup>1, 2\*</sup>, Chien-Hsiung Hung<sup>1</sup>, Nai-Sheng Wu<sup>1</sup>, Ying-Chi Hung<sup>1</sup>, Zhi-Kai Zhuang<sup>1</sup>,

Cheng-Xiu Lin<sup>1</sup>, and Chien-Hung Wu<sup>3</sup>

<sup>1</sup> Institute of Microelectronics, Dept. of Electrical Eng., National Cheng Kung Univ., Tainan, Taiwan.

<sup>2</sup>Advanced Optoelectronic Technology Center, National Cheng Kung University, Tainan, Taiwan

<sup>3</sup> Department of Electronics Engineering, Chung Hua University, Hsinchu, Taiwan.

\*Phone: +886-6-2763882, E-mail: sjwang@mail.ncku.edu.tw

## Abstract:

The use of co-sputtered Titanium doped indium gallium zinc oxide (Ti-IGZO) channel with zirconium silicon oxide (Zr<sub>0.85</sub>Si<sub>0.15</sub>O<sub>2</sub>) as gate dielectrics to improve reliability of thin-film transistors (TFTs) is presented. It is found that oxygen vacancies in Ti-IGZO Channel is decreased after Ti incorporation and stability of the TFTs could be considerably improved. Experimental results reveal that Ti-IGZO channel prepared at a power ratio of IGZO:TiO<sub>2</sub>=80 W:25 W with a post deposition annealing (PDA) and with a 9±1-nm-EOT Zr<sub>0.85</sub>Si<sub>0.15</sub>O<sub>2</sub> layer shows the best device performance with the on/off current ratio, the subthreshold swing, the threshold voltage shift after 1000 sec positive/negative gate-bias stress are of  $1.65 \times 10^8$ , 0.09 V/dec, and 0.157 V/-0.093 V, respectively.

## 1. Introduction

Highly stable TFT devices are necessary for applications of activematrix flat-panel display applications (AMFPDs) [1]. Indium gallium zinc oxide (IGZO) has been the main stream of channel material for TFT-related industries, because  $\alpha$ -IGZO has a relatively much higher electron mobility for having spherical symmetry S orbits resulting from In incorporation. Nevertheless, because of the existence of dense interstitial Zn atoms and oxygen vacancies originating from frangible In-O bonds, α-IGZO TFTs are liable to incur reliability issue caused by charge trapping via defect states within or at the surface of the  $\alpha$ -IGZO channel. Through a suitable incorporation of oxidizable Titanium (Ti) in  $\alpha$ -IGZO to enlarge bandgap and lower the donor energy level, benefits including suppression in trap state density and leakage current as well as device reliability enhancement has been demonstrated [1]. Recently, a-IGZO TFTs with a stacked IGZO/TiO2 channel was reported and effectiveness of the TiO2 layer on suppressing interface trap density was clarified [2].

In this study, a simple co-sputtering process with IGZO and TiO<sub>2</sub> targets at room temperature (RT) is proposed to incorporate Ti with  $\alpha$ -IGZO. Through adjusting the power of TiO<sub>2</sub> target during sputtering deposition, effects of Ti content on channel material and device performance and reliability are studied. The optimum RF power ratio and post deposition annealing (PDA) to realize a suitable Ti content in  $\alpha$ -IGZO channel for TFT applications are investigated. Results obtained from positive and negative bias stress tests are presented and discussed.

## 2. Experimental

The device fabrication process begins with a co-sputtering of ZrO<sub>2</sub> and SiO<sub>2</sub> targets in Ar ambient at RT to form a 9±1-nm-EOT Zr<sub>0.85</sub>Si<sub>0.15</sub>O<sub>2</sub> gate dielectric layer [3] on an n<sup>+</sup>-Si substrate. Then the active channel layer was deposited by co-sputtering of IGZO and TiO<sub>2</sub> target in Ar ambient at RT. To control the Ti content, various powers (0, 25, 50 and 75 W) were used for the TiO<sub>2</sub> target with the IGZO target kept at 80 W during sputtering deposition. For comparisons, two groups of channels with and without a post-deposition annealing (PDA) at 400 °C in hydrogen (H<sub>2</sub>) ambient for 10 min were prepared. Subsequently, a patterned 25-nm-thick Al-doped ZnO (AZO) buffer layer followed by a 200-nm-thick Titanium (Ti) metal were deposited to from source and drain (S/D) contact. Finally, a 200-nm-thick SiO<sub>2</sub> passivation layer was deposited via RF sputtering. The schematic cross section view of the Ti-IGZO TFTs with Zr<sub>0.85</sub>I<sub>0.15</sub>O<sub>2</sub> gate dielectrics is shown in Fig. 1. All device are with a width-to-length ratio of 200 µm/20 µm.



Fig. 1. Schematic of the co-sputtered Ti-IGZO TFTs with  $Zr_{0.85}Si_{0.15}O_2$  gate dielectric.

#### 3. Results and Discussion

Based on X-ray photoelectron spectroscopy (XPS), the binding energy of the O 1s peak for the Ti-IGZO films is shown in Fig. 2 and the corresponding details are listed in Table I. It indicates that amount of oxygen vacancies is decreased after Ti incorporation, because mobile electrons are liable to be captured by Ti<sup>4+</sup>[1]. As shown in Figs. 2(a)-2(d), it is seen that the O<sub>vac</sub>/(O<sub>vac</sub>+O<sub>OH</sub>+O) area ratio is decreased from 32.05 % to 26.65 %, 26.69 %, and 26.72 % for sample prepared with a co-sputtering power ratio (IGZO:TiO<sub>2</sub>) of 80:0, 80:25, 80:50, and 80:75, respectively. Note that the atomic % of Ti in these samples, based on relative sensitivity factors, are estimated to be 0%, 1.0%, 1.5%, and 2.5%, respectively, which are called type A, B, C, and D sample or channel hereafter, respectively. As shown in Fig. 2 for sample E which is the sample B with a PDA at 400 °C in N<sub>2</sub> for 10 min, it suggests that 10 % Ti-IGZO has the best film quality as compared with the others.



Fig 2. X-ray photoelectron spectra of O 1s peaks for Ti-IGZO thin films.

To examine the stability of the prepared Ti-IGZO TFTs, both positive (+4 V) and negative (-4 V) gate bias stress, called PGBS and NGBS, respectively, were performed and threshold voltage shift  $\Delta V_{TH} (= V_{TH(stressed)} - V_{TH(initial)})$  were evaluated. Figure 3 shows the dependence of  $\Delta V_{TH}$  as a function of the stress time. PGBS (NGBS) results in a positive (negative)  $V_{TH}$  shift with the magnitude increases with increasing the stress time, which is caused by electron trapping (detrapping) in dielectric and/or at dielectric/channel interface. It is interesting to see that the magnitude of  $\Delta V_{TH}$  caused by NGBS is less than that of caused by PGBS which could be due to electron trapping rate is larger than the de-trapping rate. Note that Ti(1.0 %)-IGZO shows the best reliability among all the tested samples. Figure 4 illustrates the typical transfer characteristics of Ti(1.0 %)-IGZO TFT under PGBS and NGBS.

Table I Ti content and oxygen vacancy in Ti-IGZO films prepared by different cosputtering power ratios

Power ratio: IGZO (W):7	iO2(W)	Ti/(Ti+In+Ga+Zn) (%)	Symbol	O <sub>vac</sub> /(O <sub>vac</sub> +O <sub>OH</sub> +O) (%)
(Sample A)	80:0	0	IGZO	32.05
(Sample B)	80:25	1.0	Ti(1.0%)-IGZO	26.65
(Sample C)	80:50	1.5	Ti(1.5%)-IGZO	26.69
(Sample D)	80:75	2.5	Ti(2.5%)-IGZO	26.72
(Sample E)	80:25	1.0	Ti(1.0 %)-IGZO (400 °C PDA in N2)	18.07



Fig. 3. Experimental  $\Delta V_{TH}$  as a function of stress time for TFTs based on type A, B, C and D channel.



Fig 4. Effect of the stress time on Ti(1.0 %)-IGZO TFT transfer characteristics. Under stress condition of (a) PGBS and (b) NGBS.

Figure 5 shows the dependence of interface trap density ( $D_{it}$ ), bulk oxygen vacancy ( $O_{vac}$ ) and  $\Delta V_{TH}$  as function of Ti-doped ratio. The results reveal that the Ti(1.0 %)-IGZO TFT shows the lowest values in  $D_{it}$ , oxygen vacancy, and  $\Delta V_{TH}$  as compared with the other samples. It could be attributed to both  $D_{it}$  and  $O_{vac}$  are decreased by a suitable cosputtered power ratio, which results in improved device stability. Though oxygen vacancies in Ti-IGZO Channel is decreased apparently after Ti incorporation, however, the cases with 1.5 and 2.5 % Ti content show a higher  $D_{it}$  than that of the 1.0 % Ti case. It might be due to the channel/dielectric interface is vulnerable to plasma damage with a high co-sputtering power [4]. Accordingly, the trade-off between the decrease in  $D_{it}$  and increase in plasma-related damage through increase the sputtering power for the TiO<sub>2</sub> target should be made with discretion.



Fig 5. The dependence of  $D_{it}$ ,  $O_{vac}$ , and  $\Delta V_{TH}$  as function of Ti-doped ratio.

Effect of PDA at various temperatures (300, 400, and 500 °C) on the device performance of Ti-IGZO TFTs are also investigated. Figure 6 shows the transfer characteristics of Ti(1.0 %)-IGZO TFT with PDA for 10 min in N<sub>2</sub> at 400 °C after different stress times. As compared with results shown in Fig. 4, it reveals that  $\Delta V_{TH}$  is suppressed after PDA because of reduced trap density in the Ti-IGZO channel.



Fig 6. Ti(1.0 %)-IGZO TFT transfer characteristics with PDA in  $N_2$  at 400 °C after (a) PGBS (b) NGBS for different stress times.

Figure 7 shows the transfer characteristics of Ti-IGZO TFTs without and with PDA for 10 min in N<sub>2</sub> at 400 °C. Effect of PDA on the device performance is evident. A comparison of device electrical parameters for samples prepared in this work and results reported in the literature are listed in Table II. With Ti incorporation and a suitable PDA, interface trapped density  $D_{it}$  is seen decreasing from  $3.12 \times 10^{12}$  to  $1.09 \times 10^{12}$  cm<sup>-2</sup>eV<sup>-1</sup>. Not that the suppressed  $D_{it}$  is also responsible for the improvement in SS and  $\mu_{FE}$  of TFTs. Our experimental results suggests that Ti incorporation in  $\alpha$ -IGZO channel could reduce not only the density of bulk defects but also improve the device stability for improving the quality of interface with dielectric. Ti content of around 1.0% could lead to device with the best performance in switching and reliability.



Fig 7. The transfer characteristics of Ti-IGZOTFTs without and with PDA for 10 min in N<sub>2</sub> at 400 °C.

Table II	Comparisons	s of device	e parameters c	of IF Is with I	GZO and II-do	ped channel
Sample	$I_{\tt on}/I_{\tt off}$	V <sub>TH</sub> (V)	SS (mV/dec)	µfe (cm²/V·s)	D <sub>it</sub> (cm <sup>-2</sup> eV <sup>-1</sup> )	ΔV <sub>TH</sub> (V)
А	8.62×10 <sup>6</sup>	0.47	150	13.2	3.12×10 <sup>12</sup>	0.776
в	1.40×107	0.68	98	21.7	1.77×10 <sup>12</sup>	0.278
С	1.05×107	0.72	130	21.2	2.44×10 <sup>12</sup>	0.323
D	1.01×107	0.90	148	17.8	3.05×10 <sup>12</sup>	0.393
E	1.65×10 <sup>8</sup>	0.40	90	24.2	1.09×10 <sup>12</sup>	0.157
[5]	7.50×10 <sup>6</sup>	3.86	110	9.8	3.83×1012	0.42
[6]	1.0×107	1.21	300	9.7	-	1.6

### 4. Conclusions

Ti-IGZO-TFTs with improved reliability have been successfully fabricated by co-sputtering of IGZO and TiO<sub>2</sub> target at RT. Our experiments show that the Ti(1.0 %)-IGZO channel could lead to a significant improvement in device reliability with reduced the threshold voltage shift from 0.776 V to 0.157 V after 1000 second PGBS and from -0.491 V to -0.093 V after 1000 second NGBS. The effectiveness of Ti incorporation in IGZO in suppressing bulk oxygen vacancy clarified in the present work confirms that Ti incorporation in IGZO channel should be very beneficial to device stability improvement.

#### Acknowledgements

This work was supported by the Ministry of Science and Technology (MOST) of Taiwan, under contract Nos. MOST 105-2221-E-006-196-MY3 and MOST 104-2221-E-006-130-MY3.

## References

- [1] Ho Yong Chong et al., Appl. Phys. Express 99 (2011) 161908
- [2] H. H. Hsu et al., IEEE Electron Device Lett. 35 (2014) 87.
- [3] C. H. Hung et al., Jpn. J. Appl. Phys. 56, (2017) 04CG06.
- [4] M. Kim et al., Appl. Phys. Express 90 (2007) 212114
- [5] J. Raja et al., Appl. Phys. Express 102 (2013) 083505.
- [6] S. Y. Sung et al., Appl. Phys. Express 96 (2010) 102107.