Prospects of Nonvolatile Logic LSI Using MTJ/MOS-Hybrid Circuitry and Its Application

Takahiro Hanyu¹

¹ Research Institute of Electrical Communication, Tohoku University 2-1-1, Katahira, Aoba-ku, Sendai 980-8577, Japan Phone: +81-22-217-5679 E-mail: hanyu@riec.tohoku.ac.jp

Abstract

Magnetic-Tunnel Junction (MTJ)-based non-volatile logic-circuit LSIs have some possibility to solve the power-dissipation problem seriously focusing on the present CMOS-only-based VLSI processors. In this paper, some recent results concerning logic-circuit LSIs using MTJ/MOS-hybrid circuitry are reviewed, and their impact such as reliability enhancement like "die-hard" LSI is discussed through the concrete examples.

1. Summary

In the present CMOS-only-based VLSI, there are several serious problems such as communication bottleneck between memory and logic modules inside a VLSI chip, increasing power dissipation, especially standby power dissipation, and device-characteristic variation effect. Recently in the Internet of Everything (IoE) era, it is accelerated to reduce the power dissipation in LSI chips, while still increasing high-performance processing capability.

On the other hand, several emerging storage devices are getting developed to overcome the weak points of ordinary semiconductor memories; dynamic random-access memory (DRAM) and static random-access memory (SRAM). Especially, magneto-resistive random-access memory (MRAM) that has already undergone a few incarnations, is now converging on a scheme for upending the memory business. Spin-transfer torque (STT) MRAM promises speed and reliability comparable to that of SRAM, where SRAM is the quick-access memory embedded inside microprocessors, along with the "non-volatility" of flash, the storage of smartphones and other portables [1-2]. Since magnetic tunnel junction (MTJ) device, the key element of MRAM, is easily distributed over a logic-circuit plane by using a three-dimensional (3D) stack structure, performance degradation due to intra-chip global wires could be drastically mitigated, which could be lead to a high-performance, ultra-low-power and highly reliable (or highly resilient) logic LSIs [3-5].

One of the most useful methods to cut off leakage power is to use power gating. If the power gating is applied in the conventional CMOS-only-based logic LSI, almost all the standby power can be surely eliminated, but two additional operations, "back-up" and "boost-up" procedures, must be additionally applied before and after utilizing the power gating, respectively, which may discourage to apply the power-gating technique. In contrast, the use of nonvolatile devices as storage elements maximizes the merit of power saving due to the power-gating technique. Since a judicious combination between nonvolatile devices and the power-gating technique has been naturally realized in the MTJ-based nonvolatile VLSI-processor architecture, it is truly expected that the wasted power dissipation could be ideally eliminated. In order to accelerate the implementation of nonvolatile logic LSIs, you must make efforts to develop key technologies in every LSI-design hierarchy from device/material level to systemarchitecture/application level [3].

As concrete examples of such nonvolatile logic LSIs, selfterminated nonvolatile flip-flops (NV-FFs), which make it possible to minimize the write energy for MTJ devices by monitoring the voltage change in MTJ switching and terminating write current, has been proposed [6-8]. Figure 1(a) shows the schematic diagram of the self-terminated NV-FF. Figure 1(b) shows the comparison of nonvolatile storage cells using the 2T-MTJ device and the 3T-MTJ device. In case of 3T-MTJ-based nonvolatile storage cell, the read-operation path is separated from the write-operation path, which makes it possible to relax design space exploration. By utilizing the self-terminated mechanism, the backup energy consumption is greatly reduced. In fact, the average backup energy is reduced by 69% compared with that of a conventional non-selfterminated method.

A new design flow for MTJ/MOS-hybrid LSI considering stochastic behavior of MTJ devices has been also established by combining new supplementary design libraries that reflect the physical behavior of MTJ device and de-facto standard EDA tools [9-11]. By utilizing the proposed flow, various MTJ-based nonvolatile logic-in-memory (NV-LIM) circuits can be designed with Verilog Hardware Description Language (Verilog-HDL). Their operation including the effect of MTJ's stochastic switching behavior can be verified by analog-mixed-signal (AMS) simulation. Figure 2 shows a layout of the microprocessor with 90nm MOS/100nm perpendicular MTJ technology generated by the proposed flow, whose layout validity can be completely verified through DRC and LVS using standard EDA tools. The processor is based on a general purpose 32-bit microprocessor (ARM Cortex-M0), where all flip-flops in it are replaced with nonvolatile flipflops to add non-volatility.

Finally, it is also important to use MTJ/MOS-hybrid nonvolatile logic-circuit style not only in a standard synchronized computer system, but also in an asynchronous one, because of accelerating the usefulness of the power-gating technique [12]. In addition, the nonvolatile logic-circuit style is useful not only in reducing the power dissipation, but also in enhancing the reliability. Some concrete approaches for achieving sudden power-outage resilience have been proposed [13-16].

Acknowledgements

A part of this work was supported by JST-ImPACT, JST-OPERA, and JSPS KAKENHI Grant No.JP16H06300.

References

- [1] S. Ikeda, et al., IEEE TED, 54, 5, 991/1002, May 2007.
- [2] R. Courtland, IEEE Spectrum, 11/12, Aug. 2014.
- [3] T. Hanyu, et al., Proc. IEEE, 104, 10, 1844/1863, Oct. 2016.
- [4] M. Masuduzzaman, et al., IEEE EDS Newsletters, Tech. Briefs, 23, 4, 1/5, Oct. 2016.
- [5] W. Kang et al., J. Phys. D: Appl. Phys., 49, 6, 065008, 2016.
- [6] D. Suzuki, et al., IEEE TMAG., 50, 11, 3402104, Nov. 2014.
- [7] D. Suzuki, et al., FPL, 1/4, Aug. 2016.
- [8] D. Suzuki, et al., JJAP, 57, 04FE09, 2018.
- [9] M. Natsui, et al., ISCAS, 1878/1881, May 2016.
- [10] M. Natsui, et al., SSDM, 77/78, Sept. 2016.
- [11] M. Natsui, et al., JJAP, 57, 04FN03, 2018.
- [12] N. Onizawa, et al., ASYNC, 118/125, May 2017.
- [13] N. Onizawa, et al., NANOARCH, 39/44, July 2015.
- [14] N. Onizawa, et al., SSDM, 79/80, Sept. 2016.
- [15] N. Onizawa, et al., IEEE TETC, 5, 2, 151/163, 2017.
- [16] N. Onizawa, et al., JJAP, 56, 8, 0802B7, Aug. 2017.



CLK CLK Nq D D Master Slave latch latch BCK BCK STR Write driver Self-WF ermination Na Nonvolatile circuit RCL storage cell V_{DD} WF CMP Na STR BCK GND Completion Termination detractor circuit (a)



Fig. 2: Layout of experimental nonvolatile microprocessor, where an automated VLSI CAD tool is established for MTJ/MOS-hybrid logic-circuit design.

Fig. 1: Design of a self-terminated nonvolatile flipflop; (a) overall schematic, and (b) nonvolatile storage cell configurations with two-terminal (2T) and three-terminal (3T) MTJs, respectively.