# On the Physical Origin of Steep Subthreshold Slope in Ferroelectric FET: Transient Negative Capacitance Effect Caused by Polarization Switching Delay

Chengji Jin, Toshiro Hiramoto, and Masaharu Kobayashi

Institute of Industrial Science, The University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8508, Japan Phone: +81-3-5452-6264 E-mail: <u>cjjin@nano.iis.u-tokyo.ac.jp</u>

### Abstract

We have investigated steep subthreshold slope (SS) phenomenon in ferroelectric FET by transistor level simulation based on time-delayed Preisach model calibrated by transient measurement of ferroelectric HfO<sub>2</sub>, for the first time. Transient negative capacitance (NC) effect caused by polarization switching delay results in sub-60 mV/dec SS with practical material, device and measurement parameters. The model provides a reasonable interpretation to the previously reported steep SS in NCFET.

## 1. Introduction

For future energy-efficient computing, Ferroelectric FET (FeFET) with sub-60mV/dec subthreshold slope (SS), which is also called negative capacitance FET (NCFET), has been proposed [1]. NC effect was originally proposed by the theory that the unstable negative slope region in S-shaped Polarization-Voltage (P-V) curve of ferroelectric (FE) can be stabilized and accessed with an appropriate positive capacitor connected in series [1, 2]. According to this theory, the capacitance matching for steep SS is achieved near inversion region instead of subthreshold region with standard channel design. However, many experimental results of long channel transistors show steep SS in deep subthreshold region with negligible hysteresis in quasi-static condition, which may not be fully explained only within the framework above [3-5]. Moreover, how such a stabilized state is established at microscopic level is elusive [6].

Recently, the classical Preisach model of FE, which is a macroscopic model taking into account multi-domain effect and dynamic behavior of FE, was revisited and well explain the transient NC effect observed in Resistor-Metal/FE/Metal (R-MFM) or Resistor-Metal/FE/Insulator/Semiconductor (R-MFIS) netlist as well as FEdielectric (DE) series capacitor [6-9]. However, whether it can also explain the steep SS observed in transistor remains uncertain and needs to be investigated. In this paper, we demonstrate transistor level simulation of NC effect with time-delayed Preisach model and investigate sub-60mV/dec SS phenomenon.

### 2. Model Description and Simulation Method

Preisach model implemented in this simulation is described in Fig. 1. It consists of three parts: (1) quasi-static P-V curve of FE capacitor, (2) polarization switching delay caused by domain nucleation and domain-wall propagation, and (3) paraelectric component. Here P<sub>r</sub> is remnant polarization, P<sub>s</sub> is saturation polarization, V<sub>c</sub> is coercive voltage, V<sub>fe</sub> and V<sub>aux</sub> are voltage drop across FE component with and without delay,  $\tau$  is polarization switching delay, and  $\varepsilon_r$  is relative dielectric constant of paraelectric component [9-11]. All these equations are solved by combining with 2-D Poisson's equation and carrier continuity equation self-consistently.

# 3. Result and Discussion

# Model verification and parameter extraction

To verify this model and extract parameters of FE, quasi-static free carrier charge (Q)-V curve of 10 nm FE is simulated and fitted to our previous experimental result of FE-HfZrO<sub>2</sub> (HZO) in Fig. 2 (a) [12, 13]. Meanwhile, the experimental displacement current of this MFM capacitor in response to a triangular waveform can be reproduced with the same fitting parameters (Fig. 2 (b)).

In order to extract  $\tau$ , R-MFM netlist which is the same as experimental set-up in Ref. [12] is reconstructed in simulation. Fig. 3 shows transient response of R-MFM netlist (bottom inset of Fig. 3) where R=20 k $\Omega$  and input voltage pulse is from -4 V to 4 V. For the best fitting,  $\tau$ =4  $\mu$ s is obtained. Top inset of Fig. 3 shows extracted

 $Q\mbox{-}V_{\mbox{fe}}$  curves where transient NC effect is directly observed.

By using the FE parameters extracted above, FE-DE series capacitors in response to a triangular waveform (inset of Fig. 4) is simulated. Fig. 4 plots internal voltage amplification ( $A_v$ ) as a function of gate voltage.  $A_v$  larger than 1 is observed near zero gate voltage for  $\tau$ =4 µs. Fig. 5 shows Q-V<sub>fe</sub> relation for FE, and NC effect is confirmed for  $\tau$ =4 µs. Similar NC effect in FE-DE series capacitors was experimental demonstrated in Ref. [7].

### **Origin of NC effect**

Fig. 6 and 7 show simulated polarization switching current through FE (dP/dt) and free carrier current through series connected resistor (dQ/dt) as a function of time for R-MFM netlist with  $\tau$ =4 µs and 0. There is a time period when, following the increase of dP/dt, dQ/dt increases but dP/dt becomes larger than dQ/dt, for  $\tau$ =4 µs (Fig. 6). This period is exactly when NC effect happens. Initially after pulse input, voltage across the FE capacitor increases by charging paraelectric component. When dP/dt increases and dP/dt > dQ/dt, in order to satisfy charge balance: Q= $\epsilon_0\epsilon_r E_{fe}$ +P,  $E_{fe}$ =V<sub>fe</sub>/t<sub>fe</sub> has to decrease. dQ/dt is also driven by the increase of dP/dt, leading to increased voltage drop across resistor, which is the voltage amplification due to transient NC effect. This mechanism is also confirmed in FE-DE series capacitor, as illustrated in Fig.8.

### Steep SS in FeFET by transient NC effect

MFIS-FeFET and reference MOSFET are simulated in a dynamic mode with finite voltage sweep time. Table. 1 summarizes device parameters. The sweep voltage amplitude of gate voltage (Vg), Vs, is set to be more than the maximum applied voltage in Fig. 2. First, Vg = -Vs is applied for 10  $\mu$ s to initialize polarization state. Then, forward sweep from -Vs to Vs followed by reverse sweep from Vs to -Vs at rate of 1 V/ $\mu$ s is applied. Drain voltage (Vd) is nominally 50 mV. Fig. 9 and 10 plot simulated Id-Vg curve and point SS, respectively. Sub-60mV/dec SS is achieved only for FeFET on reverse sweep because NC region is accessible in transition from inversion to subthreshold rather than from accumulation to subthreshold because of the charge balance based on Fig. 5. This characteristic is similar to experimental result in Ref. [5], but hysteresis is large. The smaller hysteresis could be obtained in thinner FE with smaller Ec. Slow trap and detrap may also compensate hysteresis [14].

To show the importance of  $\tau$  for NC effect in transistor, Fig. 11 and 12 show I<sub>d</sub>-V<sub>g</sub> and point SS for FeFET with  $\tau$ = 0 and  $\tau$ =4 µs, respectively. No NC effect happens when  $\tau$ = 0 and memory operation was confirmed which indicates that NC effect does not occur only by non-linear dielectric constant. For  $\tau$ =4 µs, if sweep rate decreases, NC effect becomes weaker as shown in Fig. 13. This result does not match to quasi-static NC effect observed in experiment. However, I<sub>d</sub>-V<sub>g</sub> can remain the same if we decrease sweep rate and increase  $\tau$  by the same order of magnitude in our simulation (Fig. 14 and 15). The reduced off-state current in Fig. 14 is due to reduced displacement current at lower sweep rate. The reported  $\tau$  for 10 nm Si:HfO<sub>2</sub> in FeFET is from µs to ms [15]. With large  $\tau$ , it is possible to achieve sub-60mV/dec SS even at nearly quasi-static condition.

### 4. Conclusion

Transient behavior of FeFET is simulated based on time-delayed Preisach model. The result shows NC effect and sub-60mV/dec SS which is caused by polarization switching delay. Also, quasi-static sub-60mV/dec SS in the previously reported experiments can be explained by this model, if  $\tau$  is large enough.

Acknowledgements: The work is supported by JST PRESTO.



Reterences
[1] S. Salahuddin and S. Datta, Nano Lett. 8(2) 405 (2008). [2] A. I. Khan *et al.*, IEDM 2011 p. 255. [3] M. H. Lee *et al.*, IEDM 2016 p. 306. [4] C.-C. Fan *et al.*, IEDM 2017 p. 561. [5] P. Sharma *et al.*, VLSI 2017 p. T154. [6] B. Obradovic *et al.*, arXiv:1801.01842. [7] A. I. Khan *et al.*, Appl. Phys. Lett. 111 253501 (2017). [8] P. Sharma *et al.*, EDL 39 272 (2018). [9] A. K. Saha *et al.*, J. Appl. Phys. 123 105102 (2018). [10] B. Jiang *et al.*, VLSI 1997 p. 141. [11] Sentaurus™ Device User Guide 2014. [12] M. Kobayashi *et al.*, IEDM 2016 p. 314. [13] K. Jang *et al.*, JEDS 6 346 (2018). [14] E. Yurchuk *et al.*, TED 63 3501 (2016). [15] H. Mulaosmanovic *et al.*, ACS Appl. Mater. Interfaces 9 3792 (2017).