Demonstration of High Channel Mobility and Low Trapped Electron Density of SiO₂/SiC (0338) Interfaces

Takeyoshi Masuda¹, Tetsuo Hatakeyama¹, Shinsuke Harada¹ and Hiroshi Yano²

¹ National Advanced Industrial Science and Technology 16-1, Onogawa, Tsukuba, Ibaraki 305-8569 Japan Phone: +81-29-861-4358 E-mail: takeyoshi-masuda@aist.go.jp ² University of Tsukuba 1-1-1 Tennodai, Tsukuba, Ibaraki 305-8573 Japan

Abstract

We demonstrated that more than 80% of the induced electrons at SiO₂/4H-SiC ($0\bar{3}3\bar{8}$) interface contributes to current conduction by the combination methods by the split CV and Hall-Effect measurements.

1. Introduction

A SiC MOSFET is a promising candidate for a high power device with high speed switching and low conduction loss compared to the conventional Si IGBTs. The trench SiC MOSFETs can be a main stream because the high channel mobility of the SiO₂/SiC interfaces on the sidewalls are utilized. In particular, V-groove MOSFETs using SiO₂/SiC (03 (38) interfaces have the unique and excellent characterizations which maintain the high channel mobility of 80 cm² V⁻¹ s⁻¹ even under the high channel doping concentration of 1.0x10¹⁸ cm^{-3} [1, 2]. This mean that the short channel effect is suppressed and the threshold voltage is kept high, even if shrinking the channel length. On the other hand, it has been recently reported that many electron traps around the MOS interface cause low channel mobility of the conventional 4H-SiC (0001) MOSFET by T. Hatakeyama, et al [3]. In this paper, we first report a quantitative analysis of the trapped carrier density at the SiO₂/SiC (0338) interfaces by the split CVmethod and Hall-Effect measurements.

2. Experimental

The evaluated samples are lateral n-type MOSFETs and MOS diodes for the van der Pauw Hall-Effect measurement formed in the same 4H-SiC ($0\bar{3}3\bar{8}$) substrate inclined at 54.7 degrees from the ($000\bar{1}$) face. The channel regions were formed by the p-type epitaxial growth or by an aluminum ion-implantation into the n-type epitaxial layer. The doping concentration of p-type layers are valuable in the range of $4.7 \times 10^{15} \sim 1.0 \times 10^{18}$ cm⁻³ in Table 1. The thickness of thermally grown gate oxidation is about 50 nm. Post oxidation annealing in nitric oxide (NO-POA) is performed in 60 minutes at 1250 °C. This oxidation and post oxidation sequence fits to the previous report [3].

Figure 1 shows the field-effect mobility of the lateral ntype MOSFETs. As well as the previous report, the field effect mobility of a 100 cm² V⁻¹ s⁻¹ at the low doping concentration of 4.5×10^{15} cm⁻³ was measured, which was high enough compared to the conventional (0001) MOSFETs [3]. In addition, even in the high doping concentration of 1.0×10^{18} cm⁻³, the high field-effect mobility of $60 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ was maintained. It also shows that the field effect mobility depends on the doping concentration, not in the way of channel formation by the epitaxial growth or the ion-implantation.

Table I Channel doping method and concentration of six samples on 4H-SiC $(0\bar{3}3\bar{8})$ substrates.

Name	Doping method	Doping concentration $N_{\rm a}$ - $N_{\rm d}$ (cm ⁻³)
E1	P-type epitaxial growth	4.7x10 ¹⁵
E2	P-type epitaxial growth	1.9×10^{16}
E3	P-type epitaxial growth	3.0×10^{16}
E4	P-type epitaxial growth	4.1×10^{17}
I1	Al ⁺ ion implantation	1.3×10^{17}
I2	Al ⁺ ion implantation	$1.0 \mathrm{x} 10^{18}$



Fig. 1 Field effect mobilities of the six samples on the 4H-SiC $(0\bar{3}3\bar{8})$ substrates.

Figures 2 (a) and (b) show the relationship between free carrier and total carrier densities which was obtained from Hall-effect and the split *CV* measurements, respectively. The trapped carrier density which was calculated by subtracting free carrier density from the total carrier density, rises up at the threshold voltage. The free carrier density simply increases by the rising gate voltage, and the free carrier density occupies more than 80% of the total induced carrier density is saturated at $1.0\sim 2.0 \times 10^{12}$ cm⁻² and a small part of the induced total carrier density because of the low density of the

traps at the SiO₂/SiC $(0\bar{3}3\bar{8})$ interface near the conduction band edge. This tendency is the difference from that of other crystal orientations of 4H-SiC increasing the trap density by the gate voltage.



Fig. 2 Trapped electron densities for two samples with different doping method and concentration.



Fig. 3 The channel doping concentration dependence of the trapped carrier density at the gate voltage of 15 V.

Figure 3 shows the channel doping concentration dependence of trapped carrier density. The doping concentration dependence of the total and free carrier density indicates similar trend and decreases by rising up the concentration because the effective gate voltage which subtracts the threshold voltage from the gate sampling voltage of 15 V reduce by increasing the threshold voltage. The 80% of the total induced carrier in the doping concentration of 1.0×10^{18} cm⁻³ On the other hand, the trapped carrier density is an almost constant value of 1.0×10^{12} cm⁻² in the high doping concentration without depending on the doping methods (epitaxial growth or aluminum ion-implantation).

Figure 4 shows the Hall-effect mobility versus free carrier density of the six samples. The Hall-effect mobility increases with the increasing of the free carrier density and it is degraded by the increasing of doping concentration. Hence, it is supposed that the main scattering mechanism at the SiO₂/SiC $(0\bar{3}3\bar{8})$ interface is a Coulomb scattering.



Fig. 4 Hall mobility versus free carrier density of the six samples.

3. Conclusions

We fabricated the lateral MOSFETs on 4H-SiC $(0\bar{3}3\bar{8})$ substrates evaluated the trapped carrier density. We first demonstrated that more than 80% of the induced electrons contribute the current conduction and that the trapped electron density is saturated at 1.0×10^{12} cm⁻² regardless of the channel doping method and concentration. We supposed that the SiO₂/SiC $(0\bar{3}3\bar{8})$ interface having such superior characteristics should be used as the channel of SiC-MOSFETs.

Acknowledgements

This work was supported by Council for Science, Technology and Innovation (CSTI), Cross-ministerial Strategic Innovation Promotion Program (SIP), "Next-generation power electronics/Consistent R&D of next-generation SiC power electronics" (funding agency: NEDO).

References

- [1] T. Hiyoshi et al., Material Science Forum, vol. 740-742 (2013) pp 506-509.
- [2] T. Masuda et al., Material Science Forum, vol. 778-780 (2014) pp 907-910.
- [3] T. Hatakeyama et al., Applied Physics Express 10, 046601 (2017).