# Low leakage current and High mobility Ultra-thin-body InGaSb p-FETs

Ilpyo Roh<sup>1,2</sup>, SangHyeon Kim<sup>1</sup>\*, JaeHoon Han<sup>1</sup>, Dae-Myeong Geum<sup>1</sup>, Seong Kwang Kim<sup>1</sup>, Sooseok Kang<sup>1</sup>, Hang-Kyu Kang<sup>1</sup>, Woo Chul Lee<sup>1</sup>, Seong Keun Kim<sup>1</sup>, Do Kyung Hwang<sup>1</sup>, Yun Heub Song<sup>2</sup>, and Jindong Song<sup>1</sup> <sup>1</sup>Korea Institute of Science and Technology (KIST), Korea, Phone: +82-2-958-5561, \*E-mail: <u>sh-kim@kist.re.kr</u> <sup>2</sup>Department of Electronics and Communications Engineering, Hanyang University, Seoul, 133-791, Korea

#### Abstract

We demonstrated low leakage current and high mobility ultra-thin body (UTB) (In)GaSb p-FETs with In<sub>053</sub>Ga<sub>047</sub>As surface passivation, and GaSb/InGaSb/GaSb quantum well (QW) channel structure. The fabricated devices showed the lowest off-leakage current ( $I_{off}$ ), subthreshold slope (*S.S.*) and high effective mobility ( $\mu_{eff}$ ) among reported GaSb p-FETs.

### 1. Introduction

Antimonide(Sb)-based III-V compounds are promising materials for future high performance logic, radio frequency (RF), as well as low power devices [1,2]. Although the potential of these materials has been reported by many groups, the progress of FETs using these materials is quite slow and number of reports is quite few compared to other III-V materials, which is mainly caused by difficult material growth and material control during device fabrication process. Moreover, MOS interface control is extremely difficult, which makes  $\mu_{\rm eff}$  lower and  $I_{\rm off}$  higher. From these reasons, typical GaSb-based transistors have technological issues such as large  $I_{\rm off}$  (including bulk buffer leakage and surface leakage through interface traps) and low  $\mu_{\rm eff}$  due to large  $D_{\rm tb}$  as shown in Fig. 1(a). Indeed, typical  $I_{\rm off}$  of reported GaSb pFET is quite large even for long channel devices [3-15].

To solve these issues, in this study, we demonstrate the UTB (In)GaSb p-FET using novel barrier, MOS interface, and channel engineerings, summarized in Fig. 1(a). First, in order to form good MOS interface and reduce interface trap-assisted surface leakage, we introduced the In<sub>053</sub>Ga<sub>0.47</sub>As (InGaAs) surface passivation on (In)GaSb channel layers because InGaAs has a proper band offset to confine hole at high-quality epitaxial interface between InGaAs and (In)GaSb. Moreover, a good interfacial quality is expected utilizing lower  $D_{\rm ft}$  at mid gap to valence band in Al<sub>2</sub>O<sub>3</sub>/In<sub>053</sub>Ga<sub>0.47</sub>As compared to lattice-matched InAs passivation, which has been much studied to passivate GaSb [9,10]. Finally, we introduced compressively strained In<sub>025</sub>Ga<sub>0.75</sub>Sb QW channel to enhance the mobility by using channel strain and reducing coulomb scattering and thickness-fluctuation scattering [10-12]. Through these engineering, we demonstrated high-performance (In)GaSb p-FETs showing remarkably low  $I_{\rm off}$ , *S.S.*, and high  $\mu_{\rm eff}$ .

## 2. Fabrication of (In)GaSb UTB pFET

First, we grew the epitaxial structure for InGaSb pFETs. Epitaxial layers of 1.5-nm-thick InGaAs/5-nm-thick GaSb/5-nm-thick InGaSb/5-nm-thick GaSb/950-nm-thick AlGaSb were grown on (100) S.I. GaAs substrates by MBE. For GaSb single channel FETs, 15-nm-thick GaSb was grown instead of 5-nm-thick GaSb/5-nm-thick InGaSb/5-nm-thick GaSb QW.

Using this wafer, we fabricated InGaSb pFET following the process in Fig. 1(b). First, we carried out the pre-treatment for InGaAs surface and deposited 5-nm-thick Al<sub>2</sub>O<sub>3</sub> as a gate oxide using ALD. Then, each device was isolated by mesa etching and S/D was formed using Pt. Finally, 10-nm-thick Al<sub>2</sub>O<sub>3</sub> and Pt gate was formed, followed by rapid thermal annealing (RTA). Cross-sectional TEM images of this sample are shown in Fig. 2 (a)-(b), indicating the excellent crystal quality of channel layer and the abrupt interfaces between each material. Fast Fourier transform (FFT) pattern of channel and EDX mapping profile also confirms single crystalline behaviors without any identifiable

morphological defects and its material compositions.

### 3. Characterization of the fabricated (In)GaSb UTB pFETs

We investigated the impact of the surface pre-treatment as shown in Fig. 3, indicating the transfer curve is significantly improved by HF(1%) surface cleaning, which would be attributed to low  $D_{t}$  at mid gap to valence band in HF-treated Al2O3/InGaAs interface [8] and chemically stable HF-treated InGaAs surface than Ammonia-based solutions-treated surface. To investigate the impact of InGaAs passivation, we compared transfer curves of the GaSb pFET with and without InGaAs passivation in Fig. 4. InGaAs passivation shows much improvement both in Ion, Ioff, and S.S. characteristics. Fig. 5 shows excellent IDS-VGS and IDS-VDS curves of the GaSb p-FET with InGaAs passivation, RTA at 250°C, gate length ( $L_g$ ) = 5 µm, showing small S.S. of 198 mV/dec, high  $I_{\rm orr}/I_{\rm off}$  ratio of 2.3×10<sup>3</sup>, and clear current saturation in output curve. This was obtained by InGaAs passivation and proper thermal treatment, as shown in Fig. 6. First, all performance metrics ( $I_{off}$ , S.S.,  $I_{\rm orf}/I_{\rm off}$ ,  $\mu_{\rm eff}$ ) improve with increasing RTA temperature at relatively low temperature range, indicating the improvement of Al<sub>2</sub>O<sub>3</sub>/InGaAs interfacial properties by RTA. However, off-state behavior (Ioff, S.S.,  $I_{\rm orr}/I_{\rm off}$ ) degrades with RTA at higher than 300 °C, whereas  $\mu_{\rm eff}$  constantly increases with increasing RTA temperature up to at least 310°C. These results indicate that the degradation of off-state characteristics is probably originated from junction degradation rather than  $D_{\rm t}$  increase. Therefore, further improvement is still possible by process modification. In present study, to achieve balanced on- and off-state characteristics, we used RTA at 250 °C in other devices. As described earlier, to further enhance  $\mu_{eff}$ , we introduced GaSb/InGaSb/GaSb QW structure. Fabricated InGaSb QW p-FETs with InGaAs passivation shows well-behaved I-V curves, as shown in Fig. 7 with significantly enhanced Ion compared to GaSb p-FETs in Fig. 7, while maintaining Ioff low. Fig. 8 shows the large improvement in  $\mu_{eff}$  in InGaSb QW p-FET at whole  $N_s$  range compared to GaSb p-FETs. InGaSb QW p-FETs show the high  $\mu_{eff}$  of 176 cm<sup>2</sup>/Vs, which is 1.7 times higher than GaSb channel. Since off-state characteristics can degrade S.S. (not only by  $D_{t}$ ) (Fig. 6),  $D_{t}$  extraction from S.S. value may not always provide correct D<sub>it</sub>. Therefore, to eliminate the effect of  $I_{off}$  and extract  $D_{t}$  in our devices, we investigated the temperature dependence of S.S.. Temperature dependence of S.S. is shown in Fig. 9. Calculated S.S. with  $D_{t}$  for our device is also shown. At higher temperature than 250K, S.S. shows the sharp increase with increasing temperature, indicating that  $I_{\text{off}}$  degrades S.S. and it hinders extracting the correct S.S. decided by  $D_{\rm ft}$ . On the other hand, at low temperature, S.S. follows the calculated S.S. with  $D_{\rm tt}$  of 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup>, because Ioff does not impact anymore due to sufficiently lowered Ioff at low temperature. It should be noted that obtained  $D_{t}$  is exceptionally low for GaSb-based devices. These results strongly indicate that the MOS interface is significantly improved by InGaAs passivation. Furthermore, S.S. is expected to be further improved by scaling EOT and further reducing  $D_{\rm ft}$ . To qualify the S/D junction and limiting factor of  $I_{\rm off}$ , we extracted activation energy  $(E_a)$  of  $I_{off}$ , as in Fig. 10. Extracted  $E_a$  was found to be lower than half of bandgap of GaSb channel, indicating Ioff is affected by trap-assisted transport and/or surface leakage at present devices. Improvement in crystal quality and process optimization will provide further improvement in the device performance. InGaSb QW p-FETs also showed similar tendency in S.S. and  $E_a$  (not shown). Fig 11 shows the benchmark of  $I_{\text{off}} - V_{\text{D}}$  and  $\mu_{\text{eff}} - I_{\text{or}}/I_{\text{off}}$  in GaSb and InGaSb p-FETs reported so far [1-15]. We found that our UTB (In)GaSb p-FETs with InGaAs passivation significantly enhanced the device performance at off-state characteristics as well as on-state characteristics.







V<sub>DS</sub> = -0.05 V 10 with InGaAs IL (A/htm) 10 \_8 10 GaSb p-FET 10 = 25 µm 10 2 0 -3 -1  $V_{\rm gs}\left({\sf V}\right)$ 

Fig. 3 Impact of the pre-treatment before Al<sub>2</sub>O<sub>3</sub> deposition.

Fig. 4 Transfer curve of GaSb pFET w/ and w/o InGaAs passivation.

10

10

10

10

€ 10<sup>°</sup>

专10<sup>-</sup>

10

10

10

passivation.

InGaAs passiv

0.12

50 60 70

GaSb pFET with InGaAs

1/kT (eV<sup>-1</sup>)

 $L_{a} = 5 \,\mu m$ 

= -0.05 \



Fig. 6 RTA temperature dependence of (a)  $I_{off}$ , (b) S.S., (c)  $I_{on}/I_{off}$ , and (d)  $\mu_{eff}$ characteristics of GaSb p-FET with InGaAs passivation.

500

30

10



Fig. 8  $\mu_{\rm eff} - N_{\rm s}$  of the GaSb and InGaSb QW p-FETs.



= -0.05 V

Calculated

n -10

D, =

4. Conclusion

We successfully demonstrated (In)GaSb p-FETs with low Ioff, S.S., and high  $\mu_{\text{eff}}$  via optimization of insulating barrier, introduction of InGaAs passivation and QW channel structure. Our devices showed nearly record-performance in  $I_{off} - V_D$  and  $\mu_{eff} - I_{or}/I_{off}$  among reported GaSb-based devices.



Fig. 2 (a) Cross-sectional TEM image and (b) HR image and (c) FFT pattern of channel and its EDX mapping image of (d) Ga (e) As (f) In, Ga, As.



Fig. 5 (a) IDS - VGS curves of GaSb p-FET with InGaAs passivation, RTA at 250°C,  $L_g$ = 5 µm (b) output characteristics.



Fig. 7 (a) IDS-VGS curves of the (In)GaSb QW p-FET with InGaAs passivation,  $L_g = 5 \mu m$  and (b) output characteristics.



Fig. 11 Benchmarks of (a)  $I_{off} - V_D$ , (b)  $\mu_{eff}$  -Ion/Ioff in GaSb and InGaSb p-FETs. Red arrows show the technology development direction

Acknowledgment: This work was supported in part by KIST flagship program (2E26420) and the NRF of Korea grant (2015005870). References: [1] M. Yokyama, APL 104, 093509 (2014). [2] A. Nainani, TED 58, 307 (2011) [3] M. Xu, EDL 32, 883 (2011). [4] K. Takei, Nano lett. 12, 2060 (2012). [5] K. Nishi, APL 105, 233503 (2014). [6] M. Yokoyama, APL 106, 073503 (2015). [7] L.S. W, CPL 29, 127303 (2012). [8] C. Yokoyama, JEDS, p. 1 (2017). [9] M. Yokoyama, APL 106, 122902 (2015). [10] A.Nainani, JAP 111, 103706 (2012). [11] K. Nishi, VLSI symp. T174 (2015). [12] Z. Yuan, EDL 34, 1367 (2013). A. Nainani, JAP 110, 014503 (2011). [13] Z. Yuan, ISDRS symp. (2011). [14] A. Nainani, JAP 110, 014503 (2011). [15] W. Lu, IEDM, 17.7.1 (2017).