# Substrate Heat Resistance Engineering for Realizing High Performance Si Nanowires Thermoelectric Generator

Motohiro Tomita<sup>1</sup>, Takehiro Kumada<sup>1</sup>, Keisuke Shima<sup>1</sup>, Tianzhuo Zhan<sup>1</sup>, Hui Zhang<sup>1,2</sup>, Takashi Matsukawa<sup>3</sup>, Takeo Matsuki<sup>1,3</sup>, and Takanobu Watanabe<sup>1</sup>

<sup>1</sup> Faculty of Science and Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555 Japan E-mail: tomita motohiro@watanabe.nano.waseda.ac.jp

<sup>2</sup> Graduate School of Science and Technology, Gunma University, 1-5-1 Tenjin-cho, Kiryu, Gunma 376-8515 Japan

<sup>3</sup> National Institute of Advanced Industrial Science and Technology (AIST), 1-1-1 Umezono, Tsukuba, Ibaraki 305-8560 Japan

### Abstract

We engineered the heat resistance of the substrate under the lateral Si nanowires (Si-NWs) thermoelectric (TE) generator for the performance enhancement in finite element method (FEM) simulations. The TE power density is enhanced greater than 100 times owing to the base-substrate heat resistance control. The presence of the SiO<sub>2</sub> insulating layer under Si-NWs is important to build a large temperature gradient across both ends of Si-NWs. This finding is crucial for designing the planar type high power TE generator.

# 1. Introduction

TE energy harvesters which utilize environmental heat energies are anticipated for the portable, wearable or swarmed sensor nodes in internet of things (IoT) systems. Since Si-NWs have both high electrical and low thermal conductivities, it can achieve a high TE figure of merit, ZT.

In previous works, we demonstrated both numerically and experimentally that the sub-µm class short Si-NWs lying on the SiO<sub>2</sub>/Si-substrate of SOI wafer show high TE properties [1-3]. However, the TE performance was found to be limited by the parasitic heat resistance of the SiO<sub>2</sub> layer and the base-substrate. Most of the heat energy is dissipated in the thick substrate and thus the temperature difference in the short Si-NWs is drastically decreased. Further enhancement of the TE performance requires the engineering of the heat resistance in the substrate. In this study, we numerically investigated the effect of the thickness of the SiO<sub>2</sub> insulating layer underneath Si-NWs and the base-substrate under the SiO<sub>2</sub> layer by FEM simulations.

# 2. Structure of Si-NW TE generator

We investigated planar Si-NWs TE generator structure (Fig.1). Si-NWs (thickness 50nm, width 65nm, and length 250nm) is placed on the SiO<sub>2</sub> insulating layer and the base-substrate. The dopant concentration and Seebeck coefficient of the both n- and p-type Si-NWs is set as  $1.0 \times 10^{19}$  cm<sup>-3</sup> and  $\pm 200 \mu$ V/K. 400nm-thick Al electrode pads are placed between the n- and p-type Si-NWs. 200nm-thick AlNs are placed as the heat conduction layer on alternate electrode pads. The open space is assumed to be a perfect vacuum. In this study, the substrate heat resistance is controlled by the following three parameters. 1) base-substrate material with different thermal conductivity (Si or diamond), 2) base-substrate thickness (50  $\mu$ m - 745  $\mu$ m), and 3) thickness of the SiO<sub>2</sub> insulating layer (0 nm - 1000 nm).

The temperature distribution and the TE characteristics of the Si-NWs TE generators were simulated by the multipurpose FEM software, COMSOL Multiphysics<sup>®</sup>. A periodic boundary condition is adopted in x and y directions, *i.e.*, the system is replicated throughout space to an infinite plane. The periodic pitch of x direction which is equal to NW pitch is 500 nm. The external temperature difference is set to 5 K. The thermal conductivity parameters are summarized in Table I [2]. The TE power density is normalized by the half area of the unit cell (Fig. 1) which is given by

$$A_{unit}/2 = 2L_{NW}P_{NW},\tag{1}$$

where  $A_{unit}$ ,  $L_{NW}$ , and  $P_{NW}$  are the area of the unit cell, the Si-NW length, and the Si-NW pitch, respectively, supposing that the pads and NW arrays have the same footprint.

#### 3. Results and Discussion

The TE power density is enhanced by the base-substrate thickness thinning (Fig. 2(a)). Thinning the Si substrate is drastically effective to improve Si-NW TE generator performance which is enhanced to greater than 100 times. Further enhancement can be achieved by replacing the Si base-substrate with the diamond.

The TE power density depends on the base-substrate heat resistance  $\theta_{area}$  (Fig. 2(b)). The base-substrate heat resistance is defined as the areal resistance given by

$$\theta_{area} = t/\kappa, \tag{2}$$

where  $\kappa$  and t are the thermal conductivity and the thickness of the base-substrate, respectively. A universal relation can be seen in Fig. 2(b) indicating that the performance of the TE generator is governed by  $\theta_{area}$ .

The TE power density and the  $\Delta T$  across the Si-NWs also depends on the SiO<sub>2</sub> layer thickness (Fig. 3 and 4), when the base-substrate thickness is 500 µm. The each dependence of TE power density and the  $\Delta T$  on the SiO<sub>2</sub> layer thickness has a peak in the sub-micron region. Both the TE power density and the  $\Delta T$  are steeply decreased in the thinner region. This result suggests that the SiO<sub>2</sub> layer is necessary to maintain the  $\Delta T$  across the Si-NW.

The temperature distribution in the cross-sectional plane of the TE generator with the diamond base-substrate is shown in Fig 5. The Si-NW and the diamond layer (base-substrate) near the Si/diamond interface are entirely heated, and there is little  $\Delta T$  across the Si-NW when the Si-NW lies directly on the 500µm thick diamond base-substrate (Fig. 5(a)). Sufficiently large  $\Delta T$  is established in the Si-NW part when a thin SiO<sub>2</sub> layer is inserted between the Si-NW and the diamond layer (Fig. 5(b) and 5(c)). This large  $\Delta T$  is due to the suppression of the lateral heat flow by the SiO<sub>2</sub> layer. Since the presence of the SiO<sub>2</sub> layer increases heat resistance of the substrate at the same time, there is an optimum thickness of the SiO<sub>2</sub> layer. 200 nm thick SiO<sub>2</sub> layer is the best case (Fig. 5(b)). Thus the TE performance of the planar Si-NW device can be effectively engineered by controlling the heat resistance distribution in the substrate.

# 4. Conclusions

We discussed how to control the substrate heat resistance to effectively improve the planar type Si-NW TE generator performance, comparing Si and diamond as the basesubstrate material, based on a series of FEM analysis. Suppression of the base-substrate heat resistance is effective to increase the TE power density. Moreover, the tuning of the SiO<sub>2</sub> insulating layer underneath the Si-NWs is also indispensable to establish a temperature difference in Si-NW for the best TE performance.

#### Acknowledgements

This work was supported by the JST-CREST (JPMJCR15Q7).

#### References

- [1] T. Watanabe et al., IEEE EDTM Proc. Tech. Papers, (2017) 86.
- [2] H. Zhang et. al., IEEE Trans. Electron Devices 65 (2018) 2016.
- [3] M. Tomita et. al., to be published in Symp. VLSI Technol. Proc. Tech. Papers (2018) T-9-1.



Fig. 1 Schematic and unit cell of simulated Si-NWs TE generator.









on 500-µm thick diamond base-substrate with 0-500nm thin SiO2 layer sample.