

Investigation of Delay Issue in Pure-CMOS One-Time Configuration FPGA with Large Crossbar Switch Array

Ying-Hao Ho, Masato Oda, Shinichi Yasuda

Toshiba Corporation,
Frontier Research Laboratory, Corporate R&D Center, R&D Division,
1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
E-mail:yinghao.ho@toshiba.co.jp

Abstract

A study of the delay issue that accompanies increasing array size in transistor-based antifuse one-time configuration (OTC) crossbar FPGA is presented. The principle reason for delay is identified as the rectification properties of antifuse CMOS (OTC memory) by confirming the bidirectional resistance of every programmed cell. Processing speed is improved by more than 10^3 x and a benchmark circuit (filter) is successfully demonstrated on OTC-FPGA by eliminating the rectification properties of antifuse transistor cell.

1. Introduction

Field programmable gate arrays (FPGA) have attracted much attention because of their high performance in parallel calculation and their wide variety of applications such as edge computing [1][2]. Crossbar architecture FPGA based on transistor-based antifuse could be the best solution owing to its advantages in terms of low power consumption, high circuit density [3], and suitability for pure-CMOS process. Thanks to the high-temperature/-noise resistance, OTC-FPGA, even only one-time programmable, is highly anticipated to be used in special environment. In order to improve the routability of OTC-FPGA, a larger crossbar array is strongly desired. However, instead of hard breakdown (HBD), soft breakdown (SBD) of MOS transistor is prone to occur as the influence of the peripheral circuit becomes significant [4]. In this study, a transistor-based antifuse crossbar array with 224 inputs, which is over 3x larger than the one in the previous study [3], has been investigated. The delay issue that accompanies increasing array size has been confirmed and the rectifying properties of OTC memory has been identified as one of the major issues in OTC-FPGA performance. By reprogramming the specific OTC memory, the delay in benchmark circuit is reduced 10^3 x.

2. OTC-FPGA technology

The circuit of the antifuse-based crossbar array in the proposed OTC-FPGA is shown in Fig. 1a. The OTC memory, located at the intersection of row line and column line, is composed of standard-voltage nMOS transistors. To avoid unexpected breakdown, high-voltage transistors are used for applying program voltage (V_{prg}); in order to improve the circuit density, other areas of the crossbar array consist of standard transistors. Additionally, as connecting of only one input is allowed in each output line of an FPGA crossbar array, local selector is not required, and it is beneficial in terms of reducing the array size considerably. The layout of the crossbar area is shown in Fig. 1b.

The micrograph of the chip fabricated by pure-CMOS process in 130nm node is shown in Fig. 2a. Fig. 2b depicts the basic block architecture of the test chip; one basic block includes 10 4-input LUTs and 20 flip-flops. Local switch

blocks (LSBs) and global switch blocks (GSBs), which consist of OTC crossbar array, are deployed in the basic block. LSBs connect GSBs and logic elements in the same basic block; GSBs transmit data between basic blocks. In this study, GSBs with 224 inputs, more than 3x larger than the one in the previous report, are designed.

3. Experiment and Discussion

In order to implement the test logic to OTC-FPGA, arbitrary logic, designed in Verilog HDL code, is configured by the implementation flow shown in Fig. 3. The measured waveform of 2-bit adder implemented on OTC-FPGA is shown in Fig. 4. The delay in the rising edge ($\Delta d1$) in OUT0 is around 3ms, while the delay in falling edge ($\Delta d2$) is not observable in the same scale. The inconsistency between the delays of two edges implies that some OTC memory cells with rectification properties locate in the path of data transmission in the SBs.

In order to clarify this issue, it is important to define the range in which the OTC memory operates with rectification properties. Bidirectional resistance of the OTC memory unit has been measured by the structure shown in Fig 5(a). Resistance after breakdown of the OTC memory was controlled by connecting external resistance to the gate terminal of memory cell. Fig. 5(b) indicates that the resistance from source/drain to gate, defined as reverse resistance, will be $10\times$ to $10^4\times$ larger than the resistance from gate to source/drain, defined as forward resistance, in case the forward resistance becomes larger than 300k Ω .

Although only the forward resistance is measurable in crossbar array as shown in Fig. 1a, reducing the rectification properties is possible. Fig. 6 shows that by reprogramming the OTC memory cell with longer data pulse, the reverse resistance becomes closer to forward resistance.

Finally, the improvement strategy was executed on OTC-FPGA. The forward resistance of all the programmed OTC memory cells located in the path of data transmission has been confirmed. As indicated in Fig. 7, the resistance of the OTC memory increases with the increase of the distance from the selected OTC memory to the high-voltage pMOS. By reprogramming the memory cell with the resistance higher than 300k Ω , the resistance of memory cells is reduced around 67%-91%, while the delay of 2-bit adder decreases over 10^4 x, from 3ms to 90ns, as Fig. 4c indicates.

Fig. 8 shows that benchmark circuit (filter) has been implemented successfully on OTC-FPGA and the delay has been reduced more than 10^3 x after eliminating rectification properties.

4. Conclusions

We have investigated the delay issue that accompanies the increasing array size of OTC-FPGA. Large-scale crossbar switches are prone to rectifying properties. By eliminating the

- [1] X. Bai et al., Symposium on VLSI Technology, pp.T28-T29, 2017
- [2] A. Ledeczki et al., IEEE Sensors Journal, No.9 p.1370, 2009.
- [3] S. Yasuda et al., IEEE Symposium on VLSI Technology, pp.24-25, 2016.
- [4] A.Toriumi et al., Science and Technology of Advanced Materials, pp.181-186, 2000.

[illegible]

```

graph TD
    A[Arbitrary Circuit] --> B[Compiler]
    B --> C[Simple Gates]
    C --> D[Logic Optimization and Packing]
    D --> E[Placement and Routing]
    E --> F[P&R Information]
    F --> G[Changing to Bit Stream Data]
    G --> H[Bit Data for Configuration]
    H --> I[OTC-FPGA]
    
    subgraph In-house_tools [In-house tools]
        J[(Packing Tools)]
        K[(P&R Tools)]
        L[(Conversion Tools)]
    end
    
    J --> D
    K --> E
    L --> G
    
    M[Parameters from Results of Spice Simulation] --> E
  
```

The flowchart illustrates the OTC-FPGA configuration process. It begins with an 'Arbitrary Circuit' (yellow box), which is processed by a 'Compiler' (blue box) to generate 'Simple Gates' (yellow box). These gates are then used in 'Logic Optimization and Packing' (blue box), which also receives input from 'Packing Tools' (cylinder icon) within the 'In-house tools' group. The next step is 'Placement and Routing' (blue box), which receives input from 'Simple Gates', 'Logic Optimization and Packing', and 'Parameters from Results of Spice Simulation' (yellow box). This step also utilizes 'P&R Tools' (cylinder icon) from the 'In-house tools' group. The output is 'P&R Information' (yellow box), which is then used in 'Changing to Bit Stream Data' (blue box), also receiving input from 'Conversion Tools' (cylinder icon) from the 'In-house tools' group. The final step is 'Bit Data for Configuration' (yellow box), which leads to the 'OTC-FPGA' (text label).

Figure 10 is a scatter plot showing the relationship between the distance from the writing pMOS and the resistance (G to S/D) at 1.5V. The y-axis is labeled 'Resistance(G to S/D) @ 1.5V(Ω)' and ranges from 1.0E+04 to 1.0E+07 on a logarithmic scale. The x-axis is labeled 'Distance from the writing pMOS(μm)' and ranges from 0 to 150. The legend indicates that crosses (×) represent data 'Before Verified' and squares (□) represent data 'After Verified'. A horizontal dashed blue line at approximately 3.0E+05 Ω is labeled 'Criteria of Verification R=300kΩ'. The data shows that after the process change, the resistance values are generally higher and more consistent, falling closer to or above the verification criteria compared to the 'Before Verified' state.

Fig. 7. The dependence between resistance of OTC memory in the SBs on adder circuit and the distance from the HV pMOS. The memory cell with resistance higher than $300\text{k}\Omega$ is verified by applying longer writing signal.

(a) Block diagram of the proposed 3-bit majority gate. The circuit consists of three 3-bit inputs (I0, I1, I2) and a select signal (Sel). Each input is fed into a 3-to-1 multiplexer. The select signal is also fed into the multiplexers. The outputs of the multiplexers are fed back into the inputs of the multiplexers. The final output is a 3-bit signal.

(b) Timing diagram showing the clock (CLK) and the three inputs (Input(2), Input(1), Input(0)) and their corresponding outputs (Output(2), Output(1), Output(0)) over time. Red and blue boxes highlight specific data transitions.

(c) Delay time diagram showing a 4ms delay before verification and a 2μs delay after verification.

Fig. 8. (a) The benchmark circuit (filter) circuit implemented on OTC-FPGA. (b) The measured waveform of filter operation after executing improvement strategy. (c) The comparison of delay before and after executing improvement strategy.