

bottom contact of the device with a 250 nm spacer layer of Si on top. The active layer stack is prepared with three, two and single layer of fully strained SiGe quantum well as shown in Fig.1 (a), (b), and (c), respectively. The thickness of the quantum wells and Si barrier layers in the test devices are 10 nm and 50 nm, respectively. A 250 nm undoped Si capping and a 500 nm B-doped Si are deposited for a symmetric device behavior. The pixels are patterned for $50 \mu\text{m} \times 50 \mu\text{m}$ pitch size. In order to realize low-ohmic contact, a self-aligned Ni silicidation is performed. Finally, the process flow is ended by a metallization and pad openings.

3. Results and Discussions

In order to investigate the effect of number of quantum wells in terms of TCR value, I-V measurements are performed over a temperature range of 278 to 323 K. The extracted TCR values for the test devices including different number of quantum well are given in Fig. 2. As seen, the observed TCR values are not significantly affected by the decreasing number of quantum wells. A slight dependence of TCR on the number of quantum wells is observed; as the number of quantum wells increases, the TCR increases. This can be explained by the more available charge carriers with the increasing number of quantum wells. It can be also due to higher resistance values of the samples with more quantum wells. In Fig. 3 increasing resistances by increasing the number of quantum wells are clearly seen.




Fig. 2 TCR vs. bias voltage measured on SiGe/Si MQW structures with different number of quantum wells; (a) x3, (b) x2 (c) x1.

In Fig.4 the noise voltage power spectral densities between 1 and 10^3 Hz on the SiGe/Si MQW structures with different number of quantum wells are shown. Although it is known that there is a trade-off between increase of the number of SiGe layers and noise as a result of higher imperfections introduced by more Si/SiGe interfaces, the results in Fig. 4 show no significant effect of the quantum well numbers on the noise performance. This might be explained either with the high interface quality is still kept by the increasing number of quantum wells or the small differences in the resistance values of the samples.




Fig. 3 Resistance-voltage characteristic on SiGe/Si MQW structures with different number of quantum wells; (a) x3, (b) x2, (c) x1.




Fig. 4 Power spectral density of noise voltage vs. frequency measured at 0.66 V for SiGe/Si MQW structures with different number of quantum wells; (a) x3, (b) x2, (c) x1.

4. Conclusions

In this study, an effect of number of quantum wells on Si_{0.5}Ge_{0.5}/Si based thermistor performance is presented. No significant drop of the thermistor performance is observed with single quantum well compared to the others. This is also good if the epitaxy process complexity is considered, because limited thermal budget is required for Si growth after the first SiGe growth to maintain crystal quality of SiGe. The results clearly show the potential of single SiGe quantum well as a thermistor material with a significant advantage of easier process integration, high throughput and low cost.

References

- [1] M. Tepegoz *et al.*, Proc. SPIE, **9070** (2014) 9070O-1.
- [2] F. Niklaus *et al.*, Proc. SPIE, **6836** (2007) 6836D-1.
- [3] C. B. Kaynak *et al.*, IEEE Electron Device Lett. **39** (2018) 753.
- [4] C. B. Kaynak *et al.*, Proc. SPIE, (2018) (*accepted paper*)
- [5] H. H. Radamson *et al.*, Appl. Phys. Lett. **97** (2010) 223507.
- [6] Y. Yamamoto *et al.*, ECS J Solid State Sci Technol. **6** (2017) P531.