# Improvement of *I*<sub>ON</sub> and *S.S.* values of p-GaAs<sub>0.51</sub>Sb<sub>0.49</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As hetero-junction vertical TFETs by using abrupt source impurity profile

Takahiro Gotow<sup>1,†</sup>, Manabu Mitsuhara<sup>2</sup>, Takuya Hoshi<sup>2</sup>,

Hiroki Sugiyama<sup>2</sup>, Mitsuru Takenaka<sup>1</sup> and Shinichi Takagi<sup>1</sup>

<sup>1</sup> The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan,

<sup>2</sup> NTT Device Technology Laboratories, NTT Corporation, Japan

<sup>†</sup> Present address: National Institute of Information and Communications Technology (NICT), 4-2-1 Nukui-kitamchi, Koganei, Tokyo, 184-8795, Japan Phone: +81-42-327-7280, FAX: +81-42-327-6669, E-mail: takahiro\_gotow@nict.go.jp

## Abstract

Effects of source impurity concentrations and profiles on electrical characteristics of Be- or C-doped p-GaAs<sub>0.51</sub>Sb<sub>0.49</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As vertical TFETs are experimentally studied. The GaAsSb/InGaAs TFETs are mainly characterized at 50 K in order to suppress the trap-related generation/recombination leakage current. The  $I_{\rm ON}$  and S.S. are improved by using C instead of Be as the source impurity, attributed to the much steeper C profile near the source/channel interface than the Be one. The  $I_{\rm ON}$  of  $1.7 \times 10^{-6}$  A/ $\mu$ m at  $V_{\rm D}$  = 500 mV and  $V_{\rm G}$  = 1.5 V is obtained. The minimum S.S. of ~ 20 mV/dec. is achieved at  $V_{\rm D}$  = 50 mV. These results suggest that GaAsSb/InGaAs TFETs are promising for an ultralow power switching device.

## 1. Introduction

Tunnel field effect transistors (TFETs) have widely been studied as promising candidates for steep slope devices [1]. However, it is well known that it is difficult to obtain high  $I_{ON}$  and low S.S. at the same time. While various types of TFETs have been proposed to overcome this problem, a type-II hetero-junction TFET is one of the most promising structures [2, 3]. The type-II band alignment allows us to design the optimal combination of the source and channel materials for reducing the tunnel width ( $\lambda$ ) with maintaining large bandgap  $(E_g)$  and the low leakage current. Among a variety of type-II hetero-interfaces, Ga(As)Sb/ In(Ga)As hetero-junctions can provide relatively low effective barrier height  $(E_{b_{eff}})$ . Actually, p-GaAsSb/InAs vertical nano-wire n-TFETs demonstrated the minimum S.S. of 48 mV and  $I_{ON}$ of 10.6  $\mu$ A/ $\mu$ m at V<sub>D</sub> of 0.3 V [4], strongly suggesting the high potential of Sb-based TFETs.

So far, we have reported p<sup>+</sup>-GaAs<sub>0.51</sub>Sb<sub>0.49</sub>/ In<sub>0.53</sub>Ga<sub>0.47</sub>As hetero-junction vertical tunnel field effect transistors on InP substrates with *S.S.* of ~ 80 mV/dec [5]. In order to clarify the critical factors to determine the TFET characteristics such as *S.S.* and  $I_{ON}$ , we have analyzed the device characteristics by the 2-dimensional device simulation using the composition and impurity profiles, experimentally obtained. It has been, as a result, found that the concentration and abruptness of the source impurities significantly affect *S.S.* and  $I_{ON}$ .

In this study, we experimentally investigate the effects of the source impurity concentration and profile on the electrical characteristics of vertical Be- and C-doped GaAs<sub>0.51</sub>Sb<sub>0.49</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As TFETs on InP substrates for obtaining low *S.S.* 

## 2. Experimental procedure

The schematic structure of a GaAsSb/InGaAs vertical TFET and the process flow are shown in Fig. 1. The Bedoped and C-doped p+-GaAs<sub>0.51</sub>Sb<sub>0.49</sub> on un-doped In<sub>0.53</sub>Ga<sub>0.47</sub>As ( $N_D \sim 4 \times 10^{16}$  cm<sup>-3</sup>) were successively grown on InP substrates ( $N_D = \sim 5 \times 10^{18} \text{ cm}^{-3}$ ) by metal-organic molecular beam epitaxy (MOMBE) and metal-organic chemical vapor deposition (MOCVD), respectively. Here, the source Be concentrations evaluated by Hall measurements are  $1 \times 10^{19}$  and  $4 \times 10^{19}$  cm<sup>-3</sup>, while the C concentrations are  $4 \times 10^{19}$ ,  $7 \times 10^{19}$  and  $1 \times 10^{20}$  cm<sup>-3</sup>. The isolation and source region patterning were conducted by wet etching of H<sub>3</sub>PO<sub>4</sub> : H<sub>2</sub>O<sub>2</sub> : H<sub>2</sub>O (1 : 1 : 7). A 10-nm-thick ALD Al<sub>2</sub>O<sub>3</sub> was deposited at relatively low temperature of 150 °C as a gate insulator after the pre-cleaning using an (NH<sub>4</sub>)<sub>2</sub>S<sub>x</sub> solution for 1 min. Here, EOT is ~ 5.8 nm. Then, Ta gate, Ni/Pt source and Au drain contacts were formed. The depth profile of impurities and the composition atoms were evaluated by SIMS using Cs<sup>+</sup> ions.



Fig.1 Schematic structure of a GaAsSb/InGaAs vertical TFET with process flow sequences.

#### 3. Result and discussion

Fig. 2 shows the  $I_D-V_G$  characteristics of fabricated TFETs using Be-doped GaAsSb/InGaAs, grown by MOMBE, with source  $N_A = 1 \times 10^{19}$  and  $4 \times 10^{19}$  cm<sup>-3</sup>, measured at 293 and 50 K. The S.S.- $I_D$  characteristics at 50 K are also shown. The strong temperature dependence of  $I_{\rm D}$  in the subthreshold region and S.S. is observed. The S.S. values at 50 K are improved thanks to suppressing the trap-related generation/recombination leakage current. The minimum S.S. value of ~ 80 mV/dec. is obtained. Regarding the  $I_D - V_G$ and S.S. characteristics at 50 K of the GaAsSb/InGaAs TFET, no difference is observed between the source impurity concentration of  $1 \times 10^{19}$  and  $4 \times 10^{19}$  cm<sup>-3</sup>. Fig. 3 shows the  $I_{\rm D}-V_{\rm G}$  characteristics and the S.S.- $I_{\rm D}$  characteristics of fabricated TFETs using C-doped GaAsSb/InGaAs, grown by MOCVD, with source  $N_A = 4 \times 10^{19}$ ,  $7 \times 10^{19}$  and  $1 \times 10^{19}$  $10^{20}$  cm<sup>-3</sup> at 50 K. The minimum S.S. value of ~ 20 mV/dec. is achieved at  $V_{\rm D} = 50$  mV and the ON/OFF ratio of ~  $10^7$  in the  $V_{\rm G}$  swing of 1.25 V is obtained. Almost no difference in the electrical characteristics is observed among the different

source concentrations. Fig. 4 compares the  $I_D-V_G$  characteristics and the *S.S.* characteristics between the Be- and Cdoped GaAsSb/InGaAs TFETs with the same source Hall concentration of  $4 \times 10^{19}$  cm<sup>-3</sup>. It is clearly found that the  $I_{ON}$ and *S.S.* improve by using C instead of Be as the source impurity. Fig. 5 summarizes  $I_{ON}$  at  $V_G = 1.5$  V and *S.S.* at  $I_D =$  $1 \times 10^{-11}$  A/ $\mu$ m of the Be- and C-doped GaAsSb/InGaAs TFETs. It is found that the C-doped source GaAsSb/InGaAs TFETs exhibit the better performance. In the current device structure, the source impurity concentration less affects the electrical characteristics of the GaAsSb/InGaAs TFETs. As a result, the source concentration of  $4 \times 10^{19}$  cm<sup>-3</sup> is sufficient for obtaining the good electrical characteristics of the present TFETs.

In order to understand the physical origin of these results, we have characterized the source impurity profile by SIMS analysis with Cs<sup>+</sup> ions. Fig. 6 and 7 show the SIMS profiles of Be and C atoms, respectively, as the source impurity and As atoms in the GaAsSb/InGaAs hetero-junctions. The As intensity rapidly changes at the source/channel interface. In both the Be and C profiles, the maximum SIMS concentrations changes, dependent on the doping concentrations evaluated by Hall measurements, while the abruptness of the Be and C profiles is estimated to be 11 and 8 nm/dec., respectively, suggesting that the abruptness in the source impurity profiles strongly affects the  $I_D-V_G$  and S.S. characteristics shown in Fig. 2, 3, 4 and 5.

Fig. 8 shows the activation energy estimated from the temperature dependence of the  $I_{\rm D}$ - $V_{\rm G}$  curves of the Be- and C-doped GaAsSb/InGaAs TFETs as a function of  $V_{\rm G}$ , which can be related to the crystallinity of the hetero-junctions. This result means that the quality of C-doped GaAsSb/In-GaAs junction is lower than Be-doped one. We can conclude, as a result, that the critical factor to determine the TFET characteristics is the source abruptness rather than the quality of the crystallinity of the hetero-junctions.

## 4. Conclusions

We fabricated and characterized Be- and C-doped GaAs<sub>0.51</sub>Sb<sub>0.49</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As TFETs in order to experimentally examine the effects of the source impurity concentration and profile. Moreover, the quality of source/channel junctions were evaluated from the activation energy. As a result, it is found that the source abruptness is the most affective factor to determine the TFET characteristics rather than the impurity concentration and the quality of source/channel junction. Thanks to the abrupt impurity profile in the source impurity, the *I*<sub>ON</sub> of  $1.7 \times 10^{-6}$  A/µm at  $V_D = 500$  mV and the minimum *S.S.* value of ~ 20 mV/dec. at  $I_D = 1 \times 10^{-11}$  A/µm at  $V_D = 50$  mV are achieved.

# Acknowledgements

The work was supported by JST (Japan Science and Technology Agency) CREST Grant No. JPMJCR1332, Japan.

## References

- [1] A.M. Ionescu, H. Riel, Nature, 479, 329 (2011).
- [2] R. Pandey et. al., VLSI, pp. 354-357 (2015).
- [3] S. Iwata et. al., IEEJ Trans. Electron. Inf. Syst., 136, 467 (2015).
- [4] E. Memisevic et.al., Tech. Dig. IEEE IEDM, pp. 500-503 (2016).
- [5] T. Gotow et al., J. Appl. Phys. 122, 174503 (2017).



Fig. 2 (Left)  $I_D-V_G$  curves of Be-doped p<sup>+</sup>GaAsSb/InGaAs TFETs at RT and 50 K and (Right) *S.S.-I*<sub>D</sub> characteristics at 50 K. Here, source impurity concentration are  $1 \times 10^{19}$  and  $4 \times 10^{19}$  cm<sup>-3</sup>.



Fig. 3 (Left)  $I_D-V_G$  curves of C-doped p+GaAsSb/InGaAs TFETs and (Right) S.S.– $I_D$  characteristics at 50 K. Here, source impurity concentration are  $4 \times 10^{19}$ ,  $7 \times 10^{19}$  and  $1 \times 10^{20}$  cm<sup>-3</sup>, respectively.



Fig. 4  $I_D$ – $V_G$  curves of Be- and C-doped p+GaAsSb/InGaAs TFETs at 50 K with  $N_A$  = 4 × 10<sup>19</sup> cm<sup>-3</sup>.



Fig. 5 Summary of  $I_{\rm ON}$  at  $V_{\rm D} = 0.5$ V and S.S. at  $1 \times 10^{-11}$  A/ $\mu$ m of Be- and C-doped GaAsSb/In-GaAs TFETs with Hall concentrations of  $4 \times 10^{19}$ ,  $7 \times 10^{19}$  and  $1 \times 10^{20}$  cm<sup>-3</sup>.



Fig. 7 SIMS profiles of C atoms as the source impurity and As atoms in the GaAsSb/InGaAs hetero-interfaces.



Fig. 6 SIMS profiles of Be atoms as the source impurity and As atoms in the GaAsSb/InGaAs hetero-interfaces.



Fig. 8 Activation energy of Beand C-doped GaAsSb/InGaAs TFETs at 50 K.