

Fabrication of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction TFET with optimized gate stack by employing surface treatment and post metallization annealing

Min-Woo Kong¹, Su-Keun Eom¹, Cheol-Hee Lee¹, Ho-Young Cha², and Kwang-Seok Seo¹

¹ Department of Electrical and Computer Engineering and Inter-Univ. Semiconductor Res. Center, Seoul National Univ.

Seoul 151-744, Republic of Korea

Phone: +82-2-880-7275 E-mail: ksseo@snu.ac.kr

² School of Electronic and Electrical Engineering, Hongik Univ.

Seoul 121-791, Republic of Korea

Abstract

This work demonstrates the experimental I-V characteristics of vertical $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction tunnel field-effect transistor (TFET) which has high on/off ratio and low subthreshold slope (SS). Both leakage current and SS were enhanced by gate stack interface optimization. Sulfur treatment and TMA precursor pulsing suppressed interfacial oxide at $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -dielectric interface and post-metal-annealing (PMA) process cured damage from e-beam evaporation metallization.

1. Introduction

Since Internet of Things (IoT) technology is drawing attention in semiconductor industries, demand on low-power and high-performance switching device is increasing rapidly. Conventional method to boost performance of Si CMOS devices is downscaling. However, downscaling approaches are facing physical limits of short-channel devices. Recently, many researches focus on alternative approaches for reducing power consumption and improving device performance such as TFET, and negative capacitance field-effect transistor (NCFET) [1-2].

TFET device can be a breakthrough for reducing SS lower than 60 mV/decade by band-to-band tunneling (BTBT) current mechanism. However, tunneling barrier severely limits on-current of TFET. Employing III-V material may result in higher tunneling current compared to Si because of lower bandgap and smaller effective electron mass [3]. Still, lack of high-quality interfacial insulator with low interfacial trap density makes it difficult to move on to III-V channel devices. Any traps in TFET device can lead to high leakage current and SS by trap-assisted tunneling (TAT) current. Therefore, improving gate stack quality is the most challenging part of III-V TFET study.

In this work, we represent high-quality gate stack by employing sulfur treatment, and in-situ TMA pulsing treatment at high-k/ InGaAs interface. Both treatments are known to reduce native oxide of InGaAs surface and improves high-k/ InGaAs interface quality [4-5]. Also, PMA process was conducted to cure damage of both high-k/ InGaAs interface and high-k/metal interface. As a result, we have demonstrated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction TFET devices with high on/off ratio and low SS.

2. Experiment

We fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ /MOS capacitors with $\text{SiN}_x/\text{HfO}_2$ dual-layer dielectric and conducted annealing process at different fabrication steps (prior to metal deposition and after metal deposition) to determine the effects of annealing to the gate stack. PMA effects of different gate metals are also investigated. The epitaxial structure of MOS capacitance was Si-doped n-type $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel layer with $1.0\text{E}+17/\text{cm}^3$ doping concentration grown on InP substrate. High-quality PEALD SiN_x interfacial layer was deposited in ICP-CVD chamber after surface cleaning with diluted HCl, and NH_4OH (29%) solutions. Bulk HfO_2 layer was deposited in ALD chamber using $\text{Hf}[\text{N}(\text{C}_2\text{H}_5)(\text{CH}_3)]_4$ (TEMAH), and O_3 as precursors subsequently with deposition rate $0.9\text{\AA}/\text{cycle}$. Annealing in RTA chamber with foaming gas ambient (N_2 95%, H_2 5%, 5mTorr) at 400°C for 10min was carried out for PDA process. Both gate metal (Pt/Au, Ni/Au, sputtered TiN) and bottom contact metal (Ti/Au) were deposited in e-beam evaporation system. Finally, PMA process with same condition of PDA was performed. Fig. 2 shows the results for MOS capacitors.

After further optimization of high-k dielectric by changing precursor from O_3 to Isopropyl Alcohol (IPA) and employing nitrogen plasma, $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction TFET with optimized $\text{HfO}_x\text{N}_y/\text{Pt}/\text{Au}$ gate stack was fabricated as shown in Fig. 1. The device was fabricated on molecular beam epitaxy (MBE)-grown n^+-i-p^+ epitaxial layer with in-situ highly abrupt junctions. The epitaxial layer consists of 15nm n^+ (Si doping of $5\text{E}+19/\text{cm}^3$) $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ drain contact layer, 30nm n^+ (Si doping of $5\text{E}+19/\text{cm}^3$) $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ drain layer, 50nm intrinsic layer, 300nm p^+ (Be doping of $1\text{E}+19/\text{cm}^3$) $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ source, and 300nm intrinsic $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ grown on semi-insulating InP substrate. First, MESA sidewall was etched by citric acid/ H_2O_2 water solution with total etching depth of $\sim 145\text{nm}$. 3 cycles of digital etching, which consists of O_2 plasma treatment for oxidation step and oxide-etching step with diluted HCl, were performed with pre-gate treatment using NH_4OH solution, $(\text{NH}_4)_2\text{S}$ solution, and in-situ TMA pulsing prior to gate dielectric deposition. Optimized 6nm HfO_xN_y dielectric was deposited in ALD chamber using TEMAH, and IPA as precursors with deposition rate $1.0\text{\AA}/\text{cycle}$. Gate metal (Pt/Au) was deposited in e-




Fig. 1 Process flow and cross-sectional view of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction TFET.




Fig. 2 C- V_G characteristics for (a) different annealing conditions, and (b) different gate metals

beam evaporation system, followed by PMA at 400°C for 10min in forming gas ambient. After gate stack formation, ohmic contact was formed by e-beam evaporated Pd/Au. Finally, drain air-bridge was formed by using phosphoric acid/ H_2O_2 water solution to make undercut of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$, which isolates device from contact pad to reduce leakage current. The results are shown in Fig. 3.

3. Results and Discussions

Damage curing effects of annealing at different conditions were investigated by C- V_G characteristics of $\text{HfO}_2/\text{InGaAs}$ MOS capacitor. While hysteresis was 0.36V without any annealing, it was reduced to 0.18V after PDA process, which represents effective damage curing of annealing process. Remarkably, PMA process suppressed hysteresis further. This additional suppression of hysteresis is attributed to curing of high-k/metal interface damage produced during e-gun evaporation process. Annealing effects of different metals were also investigated. Sputtered TiN gate metal showed serious degradation in C- V_G characteristic. Surface defects are generated significantly during high power sputtering process. Also, flat band shift due to different metal workfunction




Fig. 3 (a) I_D - V_G characteristics, and (b) Extracted SS of fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction TFET

was observed.

I_D - V_G characteristics and extracted SS of fabricated $\text{HfO}_x\text{N}_y/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction TFET are shown in Fig. 3. It showed high SS (136mV/dec), high I_{on} (2.88E-6A/um), and high on/off ratio ($3.11\text{E}+4$) at $V_{\text{DS}} = 0.3\text{V}$, which is remarkable performance of photo-aligned large size device. These results were achieved by optimized gate stack process.

4. Conclusions

In summary, high performance vertical $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ homo-junction TFET was fabricated by optimizing gate stack. Surface treatments with $(\text{NH}_4)_2\text{S}$, and in-situ TMA pulsing were performed to optimize high-k/ InGaAs surface. Also, PMA cured damage in gate stack. We expect that gate optimization could replace Si CMOS devices to III-V TFET devices.

Acknowledgements

This research was supported by Nano Material Technology Development Program through the National Research Foundation of Korea(NRF) funded by Ministry of Science and ICT (NRF-2017M3A7B4049515), and the Brain Korea 21 Plus Project in 2018.

References

- [1] K. Boucart *et al.*, *IEEE Transactions on Electron Devices* 54.7 (2007) 1725-1733.
- [2] A. I. Khan *et al.*, *Electron Devices Meeting* (2011).
- [3] S. Datta, *Device Research Conference* (2008).
- [4] R. Suzuki *et al.*, *Extended Abstracts of the 2011 International Conference on Solid State Devices and Materials* (2011) 941-942.
- [5] W. Jevasuwan *et al.*, *Materials* 5.3 (2012) 404-414.