

## Experimental study of bias stress degradation of organic thin film transistors

Kunihiro Oshima<sup>1</sup>, Michiaki Saito<sup>1</sup>, Michihiro Shintani<sup>2</sup>,  
Kazunori Kuribara<sup>3</sup>, Yasuhiro Ogasahara<sup>3</sup>, and Takashi Sato<sup>1</sup>

<sup>1</sup> Graduate School of Informatics, Kyoto University Yoshida-hon-machi, Sakyo, Kyoto 606-8501, Japan  
Phone: +81-75-753-4983 E-mail: paper@easter.kuee.kyoto-u.ac.jp

<sup>2</sup> Nara Institute of Science and Technology 8916-5 Takayama-cho, Ikoma, Nara 630-0192, Japan

<sup>3</sup> National Institute of Advanced Industrial Science and Technology (AIST)  
1-1-1 Higashi, Tsukuba, Ibaraki 305-8565, Japan

**Abstract**—The dependence of bias stress voltage on device performance degradation of an organic thin film transistor (OTFT) is discussed. The test chip measurement results show that the gate voltage affects more significantly on the short term device degradation than drain current flow. The measurement results also indicate that the degradation recovers partially once the given bias voltage is removed. We propose a set of equations that represent the model parameter degradation and its recovery. Finally, we fit the proposed model to the measurement results.

### 1. Background

Organic thin film transistors (OTFTs) can be fabricated on flexible and relatively large materials through printing process. Taking advantage of that property, they are expected to be used wherein silicon devices are difficult to apply. OTFTs, however, have relatively short lifetime [1], hence the modeling of their performance degradation is the topic of intensive researches [2-5].

In this paper, we focus on bias stress degradation of OTFTs. The gate electric field and the drain current flow are considered as the major contributors of bias stress degradation. However, quantitative measurement result has not yet been reported. Knowing the dominant factor is significantly important in modeling bias stress degradation. Through a test chip fabrication, we compare temporal degradation of OTFTs under different bias conditions. We also propose a set of degradation model for device model parameters, which considers current recovery observed after removing the stress voltages.

### 2. Measurement setup

Our target device is a top-contact and bottom-gate OTFT, whose layer stack is shown in Fig. 1(a) [6]. In the layout design of the test chip, four OTFTs are grouped as a set, over which stress application and the current measurements are conducted simultaneously. In order to facilitate the parallel measurement, a 12-pin DC probe is used. Each probe needle is connected to individual source measure unit (SMU). The channel length and the width of the OTFT are 50  $\mu\text{m}$  and 1000  $\mu\text{m}$ , respectively.

We firstly measure  $I_D$ - $V_{GS}$  curves, which takes approximately 17 seconds, and then different stress conditions listed in Fig. 3 are applied for 30 seconds to each transistor. This measurement-stress period is repeated for 30 times. The condition “none” applies no stress bias to the OTFT, while the condition “Vgs” applies gate voltage only and “Vgs+Vds” applies both gate and drain bias voltages. In “Vgs/none” condition, the “Vgs” and “none” are alternatively repeated. Here, in the “Vgs+Vds” condition, the drain current flows continuously during the stress period. The stress voltage  $V_{\text{stress}}$  is  $-3\text{ V}$  or  $-4\text{ V}$ . The measurements are carried out

on six p-type OTFT sets. The following discussions are on a representative set.

### 3. Measurement results and modeling

Fig. 4 shows the change of  $I_D - V_{GS}$  curve for the OTFT with “Vgs” stress condition with  $V_{\text{stress}} = -4\text{ V}$ . With the repetitive application of the stress bias voltage, mobility as well as threshold voltage keeps shifting. Fig. 5 shows the temporal  $I_D$  degradation for  $V_{\text{stress}} = -3\text{ V}$  and  $-4\text{ V}$ . The saturation currents at  $V_{GS} = V_{DS} = -3.0\text{ V}$  are presented. The current degradation of the transistors under “Vgs” condition is larger than that in “Vgs+Vds.” This result suggests that the gate potential is the dominant degradation source for OTFT. The drain voltage in the “Vgs+Vds” condition reduces effective gate potential due to the voltage slope developed along the channel length.

In Fig. 5(b),  $I_D$  recovers clearly when bias stress is removed, as seen in “Vgs/none” condition. We hence propose a following degradation model for two device parameters,  $V_{\text{th}}$  and carrier mobility ( $\mu$ ):

$$\Delta p(t+t_0) = \Delta_1 + \Delta_2, \quad (1)$$

$$\Delta_1 = \phi (1 - \exp(-At^n)), \quad (2)$$

$$\Delta_2 = \Delta p(t_0) \left( 1 - \left( \frac{1 - \exp[-Bt]}{1 - \exp[-B(t+t_0)]} \right)^m \right). \quad (3)$$

Here,  $p$  is a model parameter;  $V_{\text{th}}$  or  $\mu$  in this paper.  $A, B, \phi$ , and  $m, n$  are the fitting parameters and  $t_0$  is the reference time wherein devices are fresh. As opposed to the conventional model [4], our model incorporates a recovery term in Eq. (3). By assuming the degradation is caused by the similar mechanism as in the carrier trapping-detrapping model [7] used for modeling bias temperature instability of silicon transistors. Fig. 6 shows extracted degradation of  $V_{\text{th}}$  and  $\mu$ , with their fitting result. The model equation expresses the recovery in “Vgs/none” condition. Including the stress voltage and drain voltage dependence into the proposed model, and the fitting for long-term degradation are our future work.

### 4. Conclusion

In this work, we experimentally studied bias stress induced degradation of OTFTs. On the basis of the measurement results, we proposed a model parameter degradation model for the simulation of temporal degradation of circuit performance. The experimental results demonstrate that the proposed model well reproduces the degradation and recovery.

**Acknowledgment** This work was partially supported by JSPS KAKENHI Grant 17H01713.

**References** [1] S. H. Han, et al., Appl. Phys. Lett., 88(073519),

pp. 1–3 (2006). [2] M. Saito, et al., Proc. of ICMTS (2019). [3] K. K. Ryu, et al., IEEE Trans. Electron Devices, 57(5), pp.1003–1008 (2010). [4] S. Bebiche, et al., Mater. Chem. Front., 2(9), pp. 1631–1641 (2018). [5] Y. Ogasahara, et al., JJAP, 58, SBBG03 (2019). [6] K. Kuribara, et al., Organic Electronics, 51, pp. 137–141 (2017). [7] J. B. Velamala, et al., IEEE Trans. Electron Devices 60(11), pp. 3645–3654 (2013).




Fig. 1: Transistor structure and the layout of a OTFT set. Four independent OTFTs in an OTFT set are measured in a parallel manner using a 12-pin DC probe. Probing pads of the OTFT set are drawn long to improve endurance against repetitive probing.




Fig. 2: Parallel Kervin measurement of four OTFTs in a OTFT set. Bias voltage application and current measurements are automated by controller PC. (a) Each terminal is independently controlled by respective SMU channel. (b) The OTFT set under probing.




Fig. 3: Measurement sequences for four stress conditions. A set of I-V curve measurement and stress application, which take approximately 17s and 30s, are repeated for 30 times. “Vgs/none” apply “Vgs” stress condition ( $V(s)$ ;  $V_{GS} = V_{stress}$ ,  $V_{DS} = 0.0V$ ) and “none” condition ( $V(r)$ ;  $V_{GS} = V_{DS} = 0.0V$ ) alternatively.




Fig. 4: Measured I-V curves in the “Vgs” stress condition at  $V_{stress} = -4.0V$ . Both the x-intercept and the slope of the curves change as total stress period becomes longer. This observation suggests degradation models are necessary for both threshold voltage and carrier mobility shift.




Fig. 5: Measured drain currents at  $V_{GS} = V_{DS} = -3.0V$ . Larger degradation has been observed in (b) than that in (a). The trend of current recovery is clearer in the alternative stress condition (Vgs/none).





Fig. 6: Extracted threshold voltages and carrier mobility during the measurement of Fig. 5-(b) are shown as symbols. The fitting results using the proposed model are also plotted with lines.