# ReS<sub>2</sub> Based High-k Dielectric Stack Charge-Trapping Memory

Ze-Hui Fan<sup>1</sup>, Min Zhang<sup>2</sup>, Lin Chen<sup>1</sup>, Qing-Qing Sun<sup>1</sup> and David Wei Zhang<sup>1</sup>

State Key Lab. of ASIC and System, School of Microelectronics, Fudan University, Shanghai, 200433, China Phone: +86-21-55664324 \*E-mail: linchen@fudan.edu.cn

# Abstract

The coming information era brings data explosion. In this artical, a ReS<sub>2</sub> based high-k dielectric stack  $(Al_2O_3/ZrO_2/Al_2O_3)$  memory was fabricated as a potential candidate for future storage. The device exhibits preeminent memory characterics, such as high On/Off current ratio (over  $10^6$ ), large memory window (4 V at a 5 V sweep voltage), fast programming and erasing speed plus excellent retention ability, which promising a bright future for our memory device.

#### 1. Introduction

With the development of information ages, data size in various media is explosive. Huge quantity of data requires more storage devices with higher performance and smaller size. Further miniaturization of traditional metal-oxide-semiconductor field-effect transistor (MOSFET) is reaching the limitation [1]. Two-dimensional (2D) materials with atomical thickness are prospective semiconductors for future storage devices. 2D materials such as graphene and transition metal dichalcogenides (TMDs) have been widely explored and they have been demonstrated with excellent optical and electronic properties [2,3]. Most widely researched 2D materials such as MoS<sub>2</sub> and WSe<sub>2</sub> which have symmetric lattice structure showing isotropic electronic properties, while anisotropic TMDs due to distorted lattice structure have been rarely studied. Rhenium disulfide (ReS<sub>2</sub>) is a typical anisotropic material with a distorted octahedral (1T) crystal structure [4]. Compared to the other TMDs that a monolayer structure with a direct bandgap and a multilayer structure with an indirect bandgap, ReS<sub>2</sub> within ten layers are all considered to have direct band gap. Therefore, the interlayer coupling energy is much weaker in  $\text{ReS}_2$ , which makes the monolayer exfoliation much easier and facilitates the fabrication of ReS2 memory devices.

# 2. Material characterizations and device fabrication

Fig. 1(a) shows the side and top views of the monolayer  $\text{ReS}_2$  crystal structure, wherein adjacent Re (blue) atoms are bonded in the form of zigzag four-atom clusters on account of Peierls distortion. The *a* and *b* arrows, which are 61.03 ° or 118.97 ° apart are respectively the second-shortest axis and the shortest axis in the basal plane. Previous studies have testified that the maximum mobility of ReS<sub>2</sub> crystal is along the shortest *b* axis which corresponds to the Re–Re atomic chain direction [5]. The atomic force microscopy (AFM) image of the ReS<sub>2</sub> film is shown in Fig. 1(b), the inset shows that the thickness of the ReS<sub>2</sub> film is about 3.7nm indicating a five-layer ReS<sub>2</sub> film (0.7~0.8nm for a

monolayer film). When manufacturing the  $\text{ReS}_2$  memory device, direction *b* was selected as the direction of channel current to best display memory properties.



Fig. 1 (a) Crystal structure of monolayer  $\text{ReS}_2$  with a top view in the top panel and a side view in the bottom panel. Both directions of *a* and *b* axes are denoted by red arrows. (b) AFM image of a five-layer  $\text{ReS}_2$ . Inste: the height profile along the pink arrow indicating a 3.7 nm height. (c) Schematic diagram of  $\text{ReS}_2$  memory device.

The schematic structure of our ReS<sub>2</sub> memory device is shown in Fig. 1(c), a highly p-type doped Si coated with a 200 nm SiO<sub>2</sub> was used as the substrate. After physical vapor deposition operation, the SiO<sub>2</sub>/Si substrate was covered by a layer of 70 nm Indium tin oxide (ITO) film, then annealing them in N<sub>2</sub> for 10 minutes at 400  $^{\circ}$ C. The sandwich type  $Al_2O_3/ZrO_2/Al_2O_3$  structure with a 12/4/4 nm thickness was grown on ITO by atomic layer deposition (ALD). Then, a mechanically exfoliated 5-layer ReS<sub>2</sub> film was deposited on the sandwich stack and carpeted with Ti/Au electrodes with a thickness of 10/70 nm. In our ReS<sub>2</sub> memory device, the ITO and Ti/Au layer act as back gate electrode, source and drain electrodes, respectively. Compared to the traditional top gate design which directly deposite the high-k dielectric on the channel materials and cause great damage to TMDs [6], the back gate structure well protects the properties of ReS<sub>2</sub>, making sure our device has good performance. The 12-nm thick Al<sub>2</sub>O<sub>3</sub> layer acts as a barrier layer, the ZrO<sub>2</sub> and 4-nm Al<sub>2</sub>O<sub>3</sub> layer act as electron capture layer, and a tunneling layer, respectively. Since the conduction band of ZrO<sub>2</sub> is lower than Al<sub>2</sub>O<sub>3</sub> and the valence band is higher than

Al<sub>2</sub>O<sub>3</sub>, this sandwich structure can effectively accomplish charge capture and storage.

### 3. Results and discussion

The output curve displays the drain-to-source current (Ids) which first rises linearly and then becomes saturated when the drain-to-source voltage  $(V_{ds})$  changes from 0 V to 1 V at a fixed back gate voltage, as shown in Fig. 3(a). The excellent saturation characteristics correspond to the strong channel regulation by the ITO back gate electrode. Fig. 3(b) shows four clockwise hysteresis loops at different  $V_{bg}$  sweep ranges, the memory window increased from 1 V to 4 V when changing sweep range from  $\pm 2$  V to  $\pm 5$  V, and the On/Off current ratio is over  $10^6$  at a 5V V<sub>bg</sub> swing. These characteristics indicating a typical n-type memory device. The energy band diagram of the device is shown in Fig. 2(c), where it can be seen when applying a positive voltage on the ITO back gate electrode, the energy bands bent in the direction of ITO, and the electrons gathered in the  $ReS_2$ channel tunneled through the  $Al_2O_3$  layer to the  $ZrO_2$  layer. However, negative voltage excited the electrons to move from the  $ZrO_2$  layer to the multi-layer  $ReS_2$ , and the energy bands bent in the direction of channel.



Fig. 2 (a) Output characteristics ( $I_{ds} - V_{ds}$ ) of the ReS<sub>2</sub> memory device at a fixed V<sub>bg</sub> changing from -2 V to 2 V with the step of 1 V. (b)  $I_{ds}$ -V<sub>bg</sub> hysteresis loops in different V<sub>bg</sub> sweep ranges of  $\pm 2$  V,  $\pm 3$  V,  $\pm 4$  V, and  $\pm 5$  V, respectively. (c) Energy band diagram of the ReS<sub>2</sub> memory devices with positive and negative ITO voltage respectively.

To get a better sense of charge moving, the P/E operations were performed to demonstrate the capture and release of electrons between the ReS<sub>2</sub> channel and the charge-trapping layer. A clear right shift of the  $I_{ds}$ - $V_{bg}$  curves can be observed when increasing the programming time. As shown in Fig. 3 (a), a threshold voltage shift ( $\Delta V_{th}$ ) of 1 V was achieved after a 3 V, 1 s programming pulse. Fig. 3 (b) shows erasing characteristics with different erasing time at fixed -3 V back gate pulses. The device demonstrate excellent retention properties after P/E operations (Fig. 3

(c)), the memory window can keep steady for a long time.



Fig. 3. (a) Programming operations with different pulse duration at a fixed 3 V pulse amplitude. (b) Erasing operations with different pulse duration at a fixed -3 V pulse amplitude. (c) Endurance characteristics of the  $\text{ReS}_2$  memory device. The P/E operations were performed by applying 3 V, 1 s and -3 V, 1 s back gate voltage pulses, respectively.

#### 4. Conclusions

In this work, we fabricated a high-k dielectric stack memory device using anisotropic 2D  $\text{ReS}_2$  material. The operation voltage of our device with only a 20 nm distance between the  $\text{ReS}_2$  channel and the ITO electrode is below 5 V, promising fast P/E speed and low power consumption. Besides, the device showed excellent retention ability. These features enabling our device to be next generation ultra-thin memory device in the futuer.

#### Acknowledgements

The authors would like to acknowledge the financial support in part by the NSFC (61704030 and 61522404), Shanghai Rising-Star Program (19QA1400600), the Program of Shanghai Subject Chief Scientist (18XD1402800), and the Support Plans for the Youth Top-Notch Talents of China.

### References

- [1] Ferain, I. et al., Nature 479, 310-316 (2011).
- [2] C. Liu et al., Nat Nanotechnol 13 (5), 404 (2018).
- [3] Taniguchi, K et al., Appl. Phys. Lett. 101, 042603 (2012).
- [4] Tongay, S. et al., Nat. Commun. 5, 3252 (2014).
- [5] E. Liu et al., Nat Commun 6, 6991 (2015).
- [6] X. Wang et al., Appl. Phys. Lett. 110 (5), 053110 (2017).