Characteristics Variations and Reliability of CAAC-IGZO FETs

Sachiaki Tezuka, Toshihiko Takeuchi, Hiromi Sawai, Motomu Kurata, Tetsuya Kakehata, Kazuko Ikeda, Ryosuke Motoyoshi, Terumi Hanada, Etsuko Asano, Tsutomu Murakawa and Shunpei Yamazaki

> Semiconductor Energy Laboratory Co., Ltd. 398, Hase, Atsugi-shi, Kanagawa 243-0036, Japan Phone: +81-46-248-1131 E-mail: st0925@sel.co.jp

Abstract

A field-effect transistor (FET) using c-axis-aligned crystalline indium-gallium-zinc oxide (CAAC-IGZO) in a channel layer (CAAC-IGZO FET) exhibits an extremely low off-leakage current and undergoes no change in mobility even in high-temperature environments. We fabricated a CAAC-IGZO FET with a trench gate self-aligned structure, and obtained small characteristics variations and high reliability. The FET with channel width/channel length = 60/60 nm achieved a variation in shift voltage $\sigma = 64$ mV, and 100 mV or less even after 490 h of a positive gate bias temperature test as a reliability test.

1. Introduction

Large-scale integration (LSI) for artificial intelligence, memory, central processing units, and field-programmable gate arrays has been actively researched and developed, but these devices have a problem of high power consumption. Silicon (Si) has been employed for the LSI to date; in recent years, LSI with a field-effect transistor using c-axis-aligned crystalline indium-gallium-zinc oxide (CAAC-IGZO FET) has been increasingly reported[1-4]. The CAAC-IGZO FET has a unique feature of a low off-leakage current[5] and no change in mobility[6] even in high-temperature environments. Thus, aiming for low-power LSI, miniaturization of CAAC-IGZO FETs has been advanced. For LSI applications, the control of characteristics variations and reliability is required in addition to the miniaturization.

We fabricated a CAAC-IGZO FET employing a trench gate self-aligned (TGSA) structure, which is advantageous in miniaturization[7, 8]. This study reports the results of measuring the characteristics variations and reliability of the CAAC-IGZO FET with a channel width (W)/a channel length (L) = 60/60 nm.

2. Device Structure and Process Flow

Figure 1 shows a conceptual diagram and cross-sectional scanning transmission electron microscope (STEM) images of our fabricated FET with a TGSA structure. Figure 2 shows a process flow for fabricating the IGZO FET with a TGSA structure. The FET includes a back gate electrode (TiN \setminus W) that allows controlling the shift voltage ($V_{\rm sh}$)[9]. Separation of source and drain electrodes and formation of a buried gate (TiN\W) region are made in a self-aligned manner. The FET has a size of W/L = 60/60 nm. The equivalent oxide thickness (EOT) of a gate insulating film is 5.6

nm. As shown in the cross-sectional STEM image in the W direction of Fig. 1(b), sides of the CAAC-IGZO are covered by a gate electrode, so that the FET is controlled by the gate electrode more effectively. Figure 3 shows the crystallinity in a channel region of the FET. Its clear layered structure indicates that the channel region surely includes CAAC-IGZO.

The IGZO FET can be stacked on a substrate provided with a Si metal oxide semiconductor FET. In addition, when IGZO FETs are stacked on each other, a space-saving device with a high density is achieved.







Fig. 1 (a) Schematic diagram of TGSA structure and (b)STEM images (left: Cross-sectional L-direction, right: W-direction).

Back gate electrode formation and gate insulator deposition IGZO deposition and island formation SiOx deposition and planarization by CMP S/D electrode formation in a

- self-aligned manner
- Top gate insulator deposition
- Top gate electrode formation
- Passivation and S/D electrode pad formation

Fig.2 Process flow for fabricating IGZO FET with TGSA structure FET.



Fig.3 Cross-sectional TEM image of CAAC-IGZO

3. Characteristics of CAAC-IGZO FET

Figure 4 shows drain current-gate voltage (I_d-V_g) curves of our fabricated TGSA CAAC-IGZO FETs, and the normal probability distribution of the values is shown in Fig. 5. The $V_{\rm sh}$ is defined as V_g at an I_d of 10^{-12} A in the I_d - V_g curve with $V_d = 1.2$ V. A variation σ in $V_{\rm sh}$ of 215 devices each of which is designed to have W/L = 60/60 nm is 64 mV.

Since the $V_{\rm sh}$ of the CAAC-IGZO FET can be controlled with the back gate electrode, back gate voltage ($V_{\rm bg}$) dependence of $V_{\rm sh}$ was measured. Figure 6 shows that $V_{\rm sh}$ can be shifted positively to 0.75 V when $V_{\rm bg} = -6$ V. This is probably a noticeable effect produced when the CAAC-IGZO FET having a low off-leakage current is employed in LSI.

Next, a positive gate bias temperature test (PGBT) was performed on the same FETs and the amount of change in $V_{\rm sh}$ and a change in subthreshold slope (S.S.) over time were measured. In the PGBT, a stress of $V_{\rm g} = 3.63$ V was applied at 150°C and the voltages of the source, the drain, and the back gate were each set to 0 V. As shown in the results in Fig. 7, the amounts of changes in $V_{\rm sh}$ and S.S. were within 100 mV and 10 mV/dec., respectively, after 490 h.

4. Conclusion

Minute FETs using CAAC-IGZO in channel layers were fabricated and their initial characteristics and reliability were evaluated. In the $I_{\rm d}$ - $V_{\rm g}$ curves of 215 FETs each with W/L = 60/60 nm, a variation in $V_{\rm sh}$ of 64 mV was achieved. In addition, the PGBT reliability test (at 150°C and $V_{\rm g} = 3.63$ V) revealed that the amount of change in $V_{\rm sh}$ did not exceed 100 mV after 490 h. These results indicate that the TGSA CAAC-IGZO FET is applicable to actual operation of LSI.

References

- [1] T. Aoki et al., SSDM 2017, pp. 191-192 (2017).
- [2] T. Matsuzaki et al., IEEE Int. Memory Work-shop, p.183 (2012).
- [3] H. Inoue et al., IEEE JSSC, 47, 2258 (2012).
- [4] T. Ohmaru et al., Ext. Abstr. SSDM, p. 1144 (2012).
- [5] K. Kato et al., Jpn. J. Appl. Phys. 51 (2015) 021201.
- [6] H. Kunitake et al., IEDM 2018, pp. 312-315 (2018).
- [7] D. Matsubayashi et al., IEDM Tech. Dig., p. 141, 2015.
- [8] H. Kimura et al., SSDM 2018, pp. 1237-1238 (2018).
- [9] R. Honda et al., SSDM 2018, pp. 811-812 (2018).





• TEG: W/L = 60/60 nm (designed value) n = 215 (a) Normal probability plot $V_{\rm sh}$ at $I_{\rm d} = 10^{-12}$ A (b) Normal probability plot $I_{\rm d}$ at $V_{\rm g} = 3.3$ V and $V_{\rm d} = 1.2$ V



Test conditions: $V_{g} = 3.63 \text{ V}, V_{d} = V_{s} = V_{bg} = 0 \text{ V} 150^{\circ}\text{C}$ (a) V_{sh} , (b) S.S. at $V_{d} = 1.2 \text{ V}$