### Low V<sub>F</sub> 4H-SiC NiP Diodes Using Newly Developed Low Resistivity p-type Substrates

Akihiro Koyama<sup>1,2</sup>, Mitsuru Sometani<sup>1</sup>, Kensuke Takenaka<sup>1,3</sup>,

Koji Nakayama<sup>1</sup>, Akira Miyasaka<sup>1,4</sup>, Kazutoshi Kojima<sup>1</sup>, Kazuma Eto<sup>1</sup>, Tomohisa Kato<sup>1</sup>, Junji Senzaki<sup>1</sup>,

Yoshiyuki Yonezawa<sup>1</sup>, Hajime Okumura<sup>1</sup>

 <sup>1</sup> National Institute of Advanced Industrial Science and Technology, 16-1 Onogawa, Tsukuba, Ibaraki, Japan
<sup>2</sup> Mitsubishi Electric Corporation, 8-1-1 Tsukaguchi-Honmachi, Amagasaki, Hyogo, Japan Phone: +81-6-6497-5208 E-mail: Koyama.Akihiro@cw.MitsubishiElectric.co.jp <sup>3</sup>Fuji Electric Co., Ltd., 4-18-1 Tsukama, Matsumoto, Nagano, Japan

<sup>4</sup>SHOWA DENKO K. K., Shimokagemori, Chichibu, Saitama 369-1893, Japan

Abstract

4H-SiC NiP diodes characteristics using newly developed low resistivity p-type substrates were demonstrated. The resistivity of the low resistivity p-type substrate is 1/3 of the conventional substrate. The forward voltage drop and the differential on-resistance of fabricated NiP diode with a 233 $\mu$ m thick n<sup>-</sup> drift layer were 11.0V and 60.1m $\Omega$ cm<sup>2</sup> at room temperature. To evaluate the forward voltage degradation, forward current stress tests were also performed. No stacking faults expansion was observed up to 1100A/cm<sup>2</sup> with utilization of a heavily doped p-type recombination enhancement layer on a p-type substrate.

### 1. Introduction

Ultra-high voltage 4H-SiC devices will be quite useful for Smart Grid components and high-voltage direct current (HVDC) transmission systems. Because they can downsize these systems and lose energy loss in comparison with Si devices. Up to now, several groups have reported SiC-IGBTs [1, 2, 3]. But in these reports, usually a p-type epitaxial layer was used as an injector layer. Although using p-type SiC substrates will make fabrication process of IGBTs conveniently, the conventional p-type SiC substrates were higher resistivity (over  $2\Omega cm$ ) and crystal quality of them were much poorer than n-type SiC substrates. Thus, it is hard to use a p-type SiC substrate as an injector layer of the IGBTs. In this work, in order to apply a p-type substrate as an injector layer of the IGBTs in the future, we fabricated 4H-SiC NiP diodes using newly developed low resistivity p-type substrates [4] and demonstrate forward characteristics of them.

## Device Structure and Fabrication Process NiP diodes with a thin n<sup>-</sup> drift layer

Fig.1 (a) shows the schematic cross-section of NiP diodes with a thin n<sup>-</sup> drift layer. For comparison of the resistivity of p-type substrates, we also fabricated NiP diodes on a conventional p-type substrate. As a recombination enhancement layer, p<sup>++</sup> buffer layers were grown on 4° offaxis heavily doped (>1e19cm<sup>-3</sup>) 4H-SiC (0001) p-type substrates. The thickness and acceptor concentration of p<sup>++</sup> buffer layers were 3.2µm and 7.5×10<sup>19</sup>cm<sup>-3</sup> for the low resistivity p-type substrate, 3.3µm and 2.7×10<sup>19</sup>cm<sup>-3</sup> for the conventional substrate. A 10µm thickness and donor concentration of  $1.0\times10^{16}$ cm<sup>-3</sup> n<sup>-</sup> drift layer was formed. To form the n<sup>++</sup> and p<sup>++</sup> contact layers, P atoms and Al atoms were implanted and activation annealing was performed. Doping density of P atoms and Al atoms were 3.0×10<sup>20</sup>cm<sup>-3</sup>.

### 2.2 NiP diodes with a thick n<sup>-</sup> drift layer

Fig.1 (b) shows the schematic cross-section of NiP diodes with a thick  $n^-$  drift layer. On a 4° off-axis heavily doped (>1e19cm<sup>-3</sup>) 4H-SiC (0001) p-type substrate with resistivity of 640 m $\Omega$ cm at room temperature (1/3 of the conventional substrate), which result in resistance of 8.5 m $\Omega$ cm<sup>2</sup> for a 133  $\mu$ m thickness. After the p<sup>++</sup> buffer layer and n<sup>+</sup> field stop layer were grown by chemical vapor deposition (CVD), a very thick 270µm n<sup>-</sup> drift layer with donor concentration of 2.0×10<sup>14</sup>cm<sup>-3</sup> was formed. To obtain a low conduction loss with enough conductivity modulation, carrier lifetime enhancement process, carbon implantation and subsequent annealing process were used [5]. After annealing process, the implantation damage layer was removed by CMP. The thickness of remained n<sup>-</sup> drift layer was about 233µm. As for the top contact layer, about 3.0µm thickness and donor concentration of 6.0×10<sup>18</sup>cm<sup>-3</sup> n<sup>++</sup> layer were formed. The height of mesa was approximately 4.0µm. The effective carrier lifetime before device process measured by microwave photoconductivity decay (µ-PCD) increased to 14.7µs at room temperature, and 23.9µs at 250 °C, respectively.



Fig.1 Schematic cross-section of NiP diodes. (a) with a thin  $n^-$  drift layer (b) with a thick  $n^-$  drift layer.

# Results and Discussion Comparison of the characteristics of NiP diodes with a thin n<sup>-</sup> drift layer

Fig.2 shows the forward I-V characteristics of NiP diodes with a thin n<sup>-</sup> drift layer at room temperature. The forward voltage drop and the differential on-resistance at 100A/cm<sup>2</sup> were 5.2V and 23.1m $\Omega$ cm<sup>2</sup> for the low resistivity substrate and 9.8V and 64.8m $\Omega$ cm<sup>2</sup> for the conventional substrate. The difference of the differential on-resistance between the low resistivity substrate and the conventional substrate were about three times. It approximately agreed with the difference of resistivity of the substrate.



Fig.2 Forward characteristics of NiP diodes with a thin  $n^-$  drift layer at room temperature.

Fig.3 (a) shows the typical forward characteristics of a fabricated NiP diode with a thick n<sup>-</sup> drift layer at room temperature to 200 °C. The forward voltage continuously drops as the temperature increases. The forward voltage drop and the differential on-resistance at 100 A/cm<sup>2</sup> were 11.0 V and 60.1 m $\Omega$ cm<sup>2</sup> at room temperature to 6.9 V and 32.2 m $\Omega$ cm<sup>2</sup> at 200 °C respectively. Fig.3 (b) shows temperature dependence of the forward voltage drop and the differential on-resistance of fabricated NiP diodes at 100 A/cm<sup>2</sup>. Since carrier lifetime is 14.7 µs at room temperature, which is enough for conductivity modulation toward a 233 µm thick n<sup>-</sup> drift layer. As the contact resistivity presumed no more than 1 m $\Omega$ cm<sup>2</sup>, these observed temperature dependence of the differential on-resistance is thought that the temperature dependence of the hole injection, which came from ionization rate of Al ions.



Fig.3 Forward characteristics of NiP diodes with a thick  $n^-$  drift layer at room temperature to 200 °C.

- (a) I-V characteristics of a NiP diode.
- (b) Temperature dependence of the forward voltage drop and the differential on-resistance of NiP diodes.

#### 3.2 Evaluation of the forward voltage degradation

Fig.4 (a) and (b) show EL images of a NiP diode with a thin n<sup>-</sup> drift layer and a low resistivity substrate at the same region before and after forward current stress tests. The maximum forward current stress condition was  $1100A/cm^2$  at  $150^{\circ}C$  for 10min. Up to  $1100A/cm^2$ , no stacking fault expansion was observed. This means the p<sup>++</sup> buffer layer effectively suppresses the electrons reaching to the substrate, where the basal plane dislocation which cause the expansion of stacking faults.



Fig.4 EL images of a NiP diode with a thin  $n^-$  drift layer and a low resistivity substrate.

(a) before (b) after forward current stress 1100 A/cm<sup>2</sup> at 150 °C for 10min.

### 4. Conclusions

4H-SiC NiP diodes characteristics using newly developed low resistivity p-type substrates were demonstrated. The resistivity of the low resistivity p-type substrate is 1/3 of the conventional substrate. The forward voltage drop and the differential on-resistance of fabricated NiP diode with a 233µm thick n<sup>-</sup> drift layer at 100 A/cm<sup>2</sup> were 11.0 V and 60.1 m $\Omega$ cm<sup>2</sup> at room temperature to 6.9 V and 32.2 m $\Omega$ cm<sup>2</sup> at 200 °C respectively. To evaluate the forward voltage degradation, forward current stress tests were also performed. No stacking faults expansion was observed up to 1100A/cm<sup>2</sup> with a heavily doped p-type buffer layer on a ptype substrate. By optimizing p<sup>++</sup> buffer layers, we could have a prospect to suppress forward voltage degradation when we apply a p-type substrate as an injector layer of SiC-IGBTs.

### Acknowledgements

This work was supported by Council for Science, Technology and Innovation (CSTI), Crossministerial Strategic Innovation Promotion Program (SIP), "Next-generation power electronics" (funding agency: NEDO)

### References

- Y. Yonezawa *et al.*, Proc. of International Electron Devices Meeting (IEDM), 2013 IEEE International, pp. 6.6.1 6.6.4
- [2] E. Van Brunt et al, Mater. Sci. Forum 821-823, (2015) pp847-850
- [3] N. Watanabe et al. Mater. Sci. Forum 858, pp 939-944 (2016)
- [4] K. Eto et al. J. Crystall Growth 470, (2017) 154-158
- [5] L. Storasta and H. Tsuchida, Appl. Phys. Lett, 90, 062116 (2007).