# The Impact of Stress and Parasitic RC in Sub-40nm MF and MR nMOSFETs for RF and mm-wave CMOS Applications

Jyh-Chyurn Guo, Zu-Cheng Li, and Jing-Min Lin

Institute of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan Tel: +886-3-5131368, Fax: +886-3-5724361, E-mail: jcguo@mail.nctu.edu.tw

## Abstract

Multi-finger (MF) and multi-ring (MR) nMOSFETs were designed and fabricated in 40nm CMOS technology to explore the layout dependent stress, effective mobility ( $\mu_{eff}$ ), and parasitic RC responsible for high frequency performance. For the first time, the experimental proves the advantages of MR nMOSFETs, such as the increase of  $\mu_{\text{eff}},$  driving current (I\_DS), and transconductance  $(g_m)$ , and smaller parasitic source resistance  $(R_S)$ , all of which are in favor of high speed and high frequency design. However, the undesired increase of 3-D fringing capacitances emerges as a critical trade-off influencing high frequency performance. In this paper, comprehensive analysis of the layout dependent effects and underlying mechanisms can facilitate the nanoscale devices layout optimization in the right direction for RF and mm-wave CMOS circuits design and applications.

## I. Introduction

MF devices have been widely used in RF and analog circuits design attributed to the effective reduction of gate resistance  $(R_g)$ . However, the smaller finger width (WF) associated larger finger number (N<sub>F</sub>) aimed at sufficiently low R<sub>g</sub>, may lead to the penalties, such as  $g_m$  degradation due to lower  $\mu_{eff}$  caused by STI compressive transverse stress  $\sigma_{\perp}$  and larger  $R_S$  from longer source line, and the increase of gate capacitance (Cgg) originated from the gate sidewall and finger-end fringing capacitances (Cof and C<sub>f(poly-end)</sub>) [1]-[4]. All of the mentioned factors result in significant impact on high frequency performance like f<sub>T</sub> and f<sub>MAX</sub>. In this paper, a new device layout, namely multi-ring (MR) MOSFET is proposed as a potential solution to reach higher  $\mu_{eff}$ and improvement of  $g_m.$  The basic idea is that STI compressive  $\sigma_{\perp}$ can be minimized in the MR layout due to miniaturized STI area around two ends of the gate finger. As for the ultimate goal of higher  $f_{T}$  and  $f_{MAX}\text{, the parasitic }RC$  like  $C_{\text{of}}\text{, }C_{f(\text{polyend})\text{, and }}R_{S}$ appear as critical parameters deserving extensive investigation to explore a complete spectrum of the layout dependent effects and optimization guideline for RF performance enhancement.

#### **II. MF and MR nMOSFETs Layout and Fabrication**

MF and MR nMOSFETs were fabricated in 40nm CMOS technology with 40nm drawn length and Tox(inv)=1.95nm. Fig.1 (a)~(b) illustrate the MF layouts with various  $W_F$  and  $N_F$  at fixed  $W_F \times N_F = W_{tot} = 32 \mu m$ . Note that the smaller  $W_F$  and larger  $N_F$  for lower  $R_g$  may lead to lower  $\mu_{eff}$  due to increased STI compressive  $\sigma_{\perp}$ . Thus, MR MOSFET shown in Fig. 2(a)~(b) with various W<sub>F</sub> and ring number (NR, N<sub>F</sub>=4\*NR) are proposed to effectively suppress the STI compressive  $\sigma_{\perp}$  attributed to very small STI area near two ends of every gate finger.



Fig. 1 Schematics of MF nMOS layouts with various W<sub>F</sub> and N<sub>F</sub> at fixed  $W_F \times N_F = 32 \mu m$  (a) W2N16 (b) W025N128.



Fig.2 Schematics of MR nMOS layouts with various W<sub>F</sub>, N<sub>F</sub>, and NR at fixed  $W_F \times N_F \times NR = 32 \mu m$  (a) W2N4R4 (b) W05N4R16.

# III. Layout Dependent Effects in DC and High Frequency Characteristics – MF and MR nMOSFETs

Fig. 3 (a) presents the source line routing with contacts to source/drain for MF MOSFET, which suggests significant increase of  $R_S$  in case of very large  $N_F$ . Fig. 3 (b) shows the  $R_S$  vs.  $N_F$ determined by our proprietary matrix method in which the MR nMOS can achieve much smaller R<sub>S</sub> than MF nMOS at the same N<sub>F</sub> and W<sub>F</sub> due to wider metal width and more contacts in parallel allowed in MR layout. More interestingly, the threshold voltage in linear and saturation regions, V<sub>Tlin</sub> and V<sub>Tsat</sub> vs. W<sub>F</sub> shown in Fig. 4(a) and (b) indicate obvious inverse narrow width effect (INWE) for MF nMOS\_whereas some abnormal trend for MR nMOS, such as INWE in V<sub>Tlin</sub> vs. W<sub>F</sub> but narrow width effect (NWE) in V<sub>Tsat</sub> vs. W<sub>F</sub>. Moreover, MR nMOS reveal apparently lower V<sub>Tlin</sub> and V<sub>Tsat</sub> than MF nMOS and particularly large drop in case of  $W_{\rm F}=2\mu m$ . It appears as a new observation and suggests different channel dopant concentrations in MF and MR nMOS, due to the difference in the compressive stress induced retardation of boron diffusion [5]. For MR nMOS with smaller compressive  $\sigma_{\perp}$ , thus less retardation, i.e. faster boron diffusion may lead to lower boron concentration, worse short channel effect (SCE), and then lower  $V_{Tlin}$ . As for the  $V_{Tsat}$  at  $V_{DS}=V_{DD}=0.9V$  and DIBL= $V_{Tlin}-V_{Tsat}$ , two more factors like finger-end fringing field and effective V<sub>DS</sub> considering IR drop through parasitic resistances R<sub>S</sub> and R<sub>D</sub> should play an important role. As shown in Fig. 5(a), both MF and MR nMOS indicate smaller DIBL associated with the narrower W<sub>F</sub>, which suggests the finger-end fringing field a dominant factor. As for the comparison between MF and MR nMOS, the finger-end fringing field from Raphael simulation, shown in Fig. 5(b) reveals the larger one achieved by MR nMOS and suggests the smaller DIBL, which can match the case of  $W_F=0.5\mu m$  but is against that of  $W_F=2$  and 1µm. It means that the worse SCE due to lower boron concentration and higher effective V<sub>DS</sub> due to smaller R<sub>S</sub> may become two more dominant factors resulting worse DIBL in MR nMOS with  $W_F=2$  and 1µm. Fig. 6(a) and (b) demonstrate promising results that MR nMOS can realize significant increase of  $I_{DS}$  and  $g_m$  through  $V_{GT}$  in comparison with MF nMOS. This improvement is considered originated from two major factors, such as higher  $\mu_{eff}$  and smaller  $R_s$ .



Fig. 3 (a) The cross section of MF device with the source line including contacts to S/D (b) Rs extracted by matrix method for MF and MR nMOS



Fig. 4 Comparison of MF and MR nMOSFETs (a) linear region : V<sub>Tlin</sub> vs.  $W_F$  at  $V_{DS} = 50 \text{ mV}$  (b) saturation region :  $V_{Tsat}$  vs.  $W_F$  at  $V_{DS} = 0.9 \text{ V}$ 



Fig. 5 Comparison of MF and MR nMOSFETs (a) DIBL versus W<sub>F</sub> (b) finger-end fringing field along the channel direction and near the OD/STI corner region calculated by Raphael simulation.



Fig. 6 Comparison of MF and MR nMOS : W05N64 and W05N4R16 (a)  $I_{DS}$  vs.  $V_{GT}$  (b)  $g_m$  vs.  $V_{GT}$  ( $V_{DS}=0.05V$ )

Table I provides a summary of basic device parameters extracted from MF and MR nMOS by using our proprietary extraction method [6]. The results show sub-35nm gate length, Lg =32.45nm/32.63nm and T<sub>ox(inv)</sub>=19.501Å/19.502Å for MF/MR nMOS, i.e. very minor difference between two types of layout, but some significant difference in  $\Delta W$  due to STI top corner rounding, such as 32.16nm and 50.32nm for MF and MR nMOS. This 1.56 times larger  $\Delta W$  in MR nMOS can lead to the increase of  $W_{eff} = (W_F + \Delta W)N_F$ , which becomes another key parameter responsible for the increase of IDS and gm. Further investigation has been done by  $\mu_{eff}$  extraction based on the linear I-V given by (1) with I<sub>DS</sub>(V<sub>GT</sub>) from measurement and key device parameters like Lg, Cox(inv), and Weff as determined and summarized in Table I. As shown in Fig. 7 (a) and (b), the  $\mu_{eff}$  vs.  $V_{GT}$  extracted from MF and MR nMOS indicate similar layout dependence, such as the lower  $\mu_{eff}$  associated with the smaller  $W_F$ , which accounts for the impact from the increase of STI compressive  $\sigma_{\perp}$ . The comparison of MF and MR nMOS given by Fig. 7(c) indicates  $\mu_{eff}$ enhancement realized by MR nMOS attributed to the smaller STI compressive  $\sigma_{\perp}$ . The final and most important verification has been made on high frequency parameters, such as g<sub>m</sub>=Re(Y<sub>21</sub>),  $Im(Y_{11})/\omega$ ,  $C_{gd}$ =  $-Im(Y_{12})/\omega$ , and  $f_T@model$ C<sub>gg</sub>=  $=g_m/2\pi (C_{gg}-C_{gd})^{1/2}$  in saturation region as shown in Fig. 8 (a) ~ (d). First, the MR nMOS demonstrates the advantage of higher g<sub>m</sub> through V<sub>GT</sub> than MF nMOS, primarily due to lower R<sub>S</sub> and larger  $W_{eff}$ . However, the MR nMOS reveals the penalty of larger  $C_{gg}$ owing to the increase of  $C_{of}W_{eff}$  and  $C_{f(poly-end)}N_F$  (Table 1) originated from separate source/drain for every gate finger and longer poly extension over STI. As a result, the increase of C<sub>gg</sub> overwhelms that of g<sub>m</sub> and leads to f<sub>T</sub> degradation in MR nMOS compared to MF nMOS. As shown in Fig. 8(d). the MF nMOS can reach peak f<sub>T</sub> up to 303~308GHz whereas the MR nMOS shows peak  $f_T$  around 280~289GHz. Thus, how to effectively reduce  $C_{gg}$ 

and keep higher gm becomes the major challenge worthy of further research effort for high frequency performance improvement.

$$\mu_{\text{eff}} = \frac{I_{DS}}{\left(V_{DS} - I_{DS}\left(R_{S} + R_{D}\right)\right)} \frac{L_{g}}{C_{\text{ox(inv)}}\left(V_{GS} - V_{T} - \lambda V_{DS}\right)W_{\text{eff}}}, \ 0 < \lambda < \frac{1}{2}$$

Table I Device parameters of the MF and MR nMOSFET

TN40G Parameters	Unit	MF nMOS	MR nMOS
Lg	μm	0.03245	0.03263
T <sub>ox(inv)</sub> (target)	Α	19.5	19.5
C <sub>of,sim</sub>	fF/µm	0.30517	0.29134
C <sub>f(poly-end),sim</sub>	fF	0.03344	0.1187
C <sub>ox(inv)</sub>	fF/µm²	17.707	17.706
$T_{ox(inv)} = \varepsilon_0 \varepsilon_{ox} / C_{ox(inv)}$	Α	19.501	19.502
$\Delta W = (\alpha - C_{f(poly-end)}) / (C_{ox(inv)}L_g)$	μm	0.03216	0.05032
$\begin{array}{c} 110 \\ \hline 100 \\ \hline 8 \text{ extrated by Mutrix method} \\ \hline 90 \\ \hline \\ 8 \\ \hline \\ 90 \\ \hline \\ 00 \\ 1 \\ 02 \\ 03 \\ 04 \\ 04 \\ 04 \\ 04 \\ 04 \\ 04 \\ 04$			

Fig. 7.  $\mu_{eff}$  vs.  $V_{GT}$  extracted from linear I-V characteristics (a) MF nMOS (b) MR nMOS (c) comparison of MF and MR nMOS with various W<sub>F</sub> and N<sub>F</sub>



Fig.8 Comparison of MF and MR nMOS (a)  $g_m = \text{Re}(Y_{21})$  (b)  $C_{gg} = \text{Im}(Y_{11})/\omega$  (c)  $C_{gd} = -\text{Im}(Y_{12})/\omega$  and (d)  $f_T @model = g_m/2\pi(C_{gg}-C_{gd})^{1/2}$  vs. V<sub>GT</sub> (V<sub>DS</sub>=0.9V)

# **IV.** Conclusion

MR nMOSFETs have been proven with the advantages of higher  $g_m$  due to  $\mu_{eff}$  enhancement and  $R_S$  reduction compared to MF nMOSFETs. However, the undesired increase of Cgg originated from the 3-D fringing capacitances like Cof and  $C_{f(poly-end)}$  overwhelms the  $g_m$  improvement and leads to the penalty of f<sub>T</sub> degradation compared to the MF nMOSFETs. This in-depth analysis provides a useful guideline for layout optimization in RF and mm-wave devices design. Some more innovative layout solutions, aimed at higher gm and lower Cgg for the ultimate goal of f<sub>T</sub> boost to well above 300GHz become a new challenge worthy of further extensive research effort.

#### References

- [1] J.-C. Guo and Y.-Z. Lo, IEEE TED-62, no.9, pp.3004-3011, 2015.
- [2] K.-L. Yeh and J.-C. Guo, IEEE TED-60, no. 1, pp.109 -116, 2013.
- [3] K.-L. Yeh and J.-C. Guo, IEEE TED-58, pp.3140~3146, 2011.
- [4] K.-L. Yeh and J.-C. Guo, IEEE TED-58, pp.2838~2846, 2011. [5] P.R. Chidambaram et al., IEEE TED-53, no.5, pp.944~964, 2006.
- [6] J.-C. Guo and K.-L. Yeh, US patent 8,691,599 B2, 2011 ~ 2032