

## Carrier density of apparently degenerated PtS<sub>2</sub> determined by Hall measurement

Yuichiro Sato<sup>1</sup>, Keiji Ueno<sup>2</sup>, and Tomonori Nishimura<sup>1</sup>, Kosuke Nagashio<sup>1</sup>

<sup>1</sup> The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan

<sup>2</sup> Saitama University, 255 Shimookubo, Saitama, Saitama, 338-8570, Japan

Email: sato@ncd.t.u-tokyo.ac.jp / Phone: +81-3-5841-7161

**Abstract:** Although degenerately doped  $n^+$ -2D materials are highly required as sources in 2D tunnel field effect transistor (TFET), the carrier densities for apparent  $n^+$ -2D crystals had been qualitatively judged from the negligible gate modulation in  $I_D$ - $V_G$  without quantitative analysis so far. Here, the Hall measurement of PtS<sub>2</sub>, one of candidate for  $n^+$  source, elucidated that the carrier density is only  $\sim 4.1 \times 10^{17} \text{ cm}^{-3}$  at 300 K, suggesting that the judgement only from  $I_D$ - $V_G$  makes the wrong choice.


### 1. Introduction

2D TFET is one of promising candidates for devices to achieve not only low power consumption but also high on-current because the band-to-band tunneling (BTBT) results in the subthreshold swing (SS) less than  $60 \text{ mVdec}^{-1}$  at room temperature (RT) and the tunneling distance can be reduced to the van der Waals distance. Although the complementary operation in TFETs composed of  $n$ - and  $p$ -types is required, 2D  $p$ -TFETs have been limited to few structures in contrast to 2D  $n$ -TFETs. This problem comes from the lack of air-stable degenerately doped  $n^+$  source 2D crystals. In  $p$ -TFET, the Fermi level in  $n^+$  source material can be fixed during the gate modulation of channel material, achieving the small SS due to the sharp band alignment switching. Although PtS<sub>2</sub> and SnSe<sub>2</sub> are recognized as candidates for  $n^+$  sources based on the qualitative judgement from the negligible gate modulation in  $I_D$ - $V_G$  characteristic for thin channel FETs, their carrier densities ( $n$ ) have never been quantitatively evaluated.

Here, we focus on PtS<sub>2</sub> since it is more suitable than SnSe<sub>2</sub> for the source material due to the smaller band gap ( $E_G$ ) of  $\sim 0.25 \text{ eV}$ . The thickness dependent  $I_D$ - $V_G$  characteristic has been reported on PtS<sub>2</sub> and the negligible  $V_G$  modulation of drain current was evident over the channel thickness of  $\sim 6 \text{ nm}$ .<sup>[1]</sup> This means that PtS<sub>2</sub> has thinner maximum depletion width ( $W_{DM}$ ) than  $\sim 48$ - $54 \text{ nm}$  of MoS<sub>2</sub>,<sup>[2]</sup> typical  $n$ -type 2D semiconductor.  $W_{DM}$  can be estimated from the following relation,

$$W_{DM} = \sqrt{4\epsilon kT \ln(n/n_i)/q^2 n} ,$$

where  $\epsilon$  and  $n_i$  are dielectric constant and intrinsic carrier density of channel material, respectively. The small  $W_{DM}$  of PtS<sub>2</sub> roughly suggests the high doping level, so that PtS<sub>2</sub> becomes the suitable candidate of  $n^+$ -source materials. However, according to our  $I_D$ - $V_G$  measurement of PtS<sub>2</sub> FET with the channel thickness of  $97 \text{ nm}$ , it is clear that the current level decreased with



**Figure 1.** Temperature dependence of  $I_D$ - $V_G$  characteristic of PtS<sub>2</sub> FET at  $V_D = 1 \text{ V}$ .


decreasing the temperature, as shown in **Fig. 1**. This behavior is inconsistent with the high doping level. In this study, we determined the carrier density of bulk PtS<sub>2</sub> by the Hall effect measurement in order to elucidate the actual carrier density.

### 2. Experimental

**Figure 2** shows optical micrographs of (a) a Hall device of  $\sim 330$ -nm thick PtS<sub>2</sub> on the SiO<sub>2</sub>/ $n^+$ -Si substrate and (b) the PtS<sub>2</sub> device mounted on a DIP holder. Electrode patterns were drawn by EB lithography, followed by the deposition of Ni/Au electrodes. All electrodes were connected to the DIP holder with Au wires and Ag paste. Then, the DIP holder with PtS<sub>2</sub> device was placed in the Hall system. By applying magnetic field from 0 to  $0.90 \text{ T}$  in the  $z$  direction, the longitudinal voltage ( $V_H$ ) was measured to determine carrier density based on the following equation,

$$\frac{1}{qn} = \frac{tV_H}{BI_x} ,$$

where  $t$  and  $B$  are the thickness of the channel and the magnetic field, respectively. Note that the additional




**Figure 2.** Optical micrographs of (a) PtS<sub>2</sub> Hall device and (b) the DIP holder.

resistance in  $R_{xy}$  originated from the miss-alignment between two voltage electrodes was excluded by taking the difference between two sets of  $R_{xy}$  obtained under the positive and negative magnetic fields.


### 3. Hall measurement of bulk PtS<sub>2</sub> FET

As shown in **Fig. 3**,  $R_{xy}$  changes linearly with the magnetic field. Hall density is calculated as  $\sim 4.1 \times 10^{17} \text{ cm}^{-3}$  at 300 K from this slope. Surprisingly, this value is similar level with that of bulk  $n\text{-MoS}_2$  ( $\sim 10^{17} \text{ cm}^{-3}$ ),<sup>[3]</sup> indicating that PtS<sub>2</sub> is not degenerately doped crystal and the small  $W_{\text{DM}}$  results from another reason.  $E_G$  of PtS<sub>2</sub> dramatically changes from 1.6 eV for monolayer to 0.25 eV for bulk.<sup>[1]</sup> In short, it can be explained that the reason for small  $W_{\text{DM}}$  of PtS<sub>2</sub> originates from the large intrinsic carrier density  $n_i$  attributed from the small  $E_G$ .  $n_i$  is indeed calculated as  $\sim 2.7 \times 10^{17} \text{ cm}^{-3}$ .

In order to get further insights, the temperature dependence of carrier density is measured, as show in **Fig. 4**. The activation energy extracted from the slope is  $\sim 2 \text{ eV}$ , which is similar to  $E_G$  of bulk PtS<sub>2</sub>. Therefore, the temperature dependence also supports that small  $W_{\text{DM}}$  results from small  $E_G$ . Although the carriers in typical 2D materials have been generally considered to generate from defects, the intrinsic carriers are dominant due to the small  $E_G$  in case of PtS<sub>2</sub>.




**Figure 3.**  $R_{xy}$  as a function of  $B$  at  $V_G = 0 \text{ V}$  and 300 K.



**Figure 4.** Carrier density as a function of temperatures.

### 4. Understanding of PtS<sub>2</sub> FET behavior

Based on the carrier density determined by the Hall measurement, the mechanism of temperature dependence of  $I_D$ - $V_G$  in **Fig. 1** can be understood as follows. Because  $n$  of bulk PtS<sub>2</sub> is only  $\sim 4.1 \times 10^{17} \text{ cm}^{-3}$ , the bottom surface region of bulk PtS<sub>2</sub> on SiO<sub>2</sub> is modulated by  $V_G$ . On the other hand, the upper region of bulk PtS<sub>2</sub> far away from  $W_{\text{DM}}$  is not affected by  $V_G$  due to the screening by the bottom surface region. Taking this into account, two types of mechanisms exist, as shown in **Fig. 5**. In positive  $V_G$  range, the current at the bottom surface region becomes dominant because of electron accumulation, while in negative  $V_G$  range the residual conductance independent of  $V_G$  at the upper region becomes dominant. Although the switching of these two dominant regions is hidden near RT, it becomes prominent when the carrier density is reduced at lower temperatures. Based on this discussion, it is revealed that PtS<sub>2</sub> is not suitable for the source material in TFET due to low carrier density. Even though it apparently shows negligible gate modulation in  $I_D$ - $V_G$  at RT, the bottom surface region of bulk PtS<sub>2</sub> modulated to be off-state.



**Figure 5.** Two dominant current mechanisms in  $I_D$ - $V_G$  of bulk PtS<sub>2</sub> FET which is thicker than  $W_{\text{DM}}$ .

### 5. Conclusion

The temperature dependent Hall measurement revealed that the carriers of bulk PtS<sub>2</sub> are basically intrinsic and their density is  $\sim 4.1 \times 10^{17} \text{ cm}^{-3}$  at RT even though bulk PtS<sub>2</sub> FET shows apparent  $n^+$ -type  $I_D$ - $V_G$  and small  $W_{\text{DM}}$ . These misapprehensions originate from the residual conductance at the upper region of bulk PtS<sub>2</sub> and considerably small  $E_G$  ( $\sim 0.25 \text{ eV}$ ) of bulk PtS<sub>2</sub>. For selecting the source materials in 2D TFET, the actual carrier density as well as  $I_D$ - $V_G$  characteristics at RT should be investigated.

**Acknowledgements:** Y.S. acknowledges the financial support by Iwadore Scholarship from Iwadore Scholarship Foundation.

**References:** [1] Y. Zhao *et al.*, Adv. Mater. 2016, 12, 2399-2407. [2] N. Fang, *et al.*, ACS Appl. Mater. Interfaces 2018, 38, 32355-32364. [3] M. D. Siao, *et al.*, Nature Commun. 2018, 9, 1442.