

# Enhancement of Channel Mobility in 4H-SiC Trench MOSFET by Inducing Stress at SiO<sub>2</sub>/SiC Gate Interface

E. Kagoshima<sup>1</sup>, W. Takeuchi<sup>2</sup>, K. Kutsuki<sup>3</sup>, M. Sakashita<sup>4</sup>,  
H. Fujiwara<sup>1</sup> and O. Nakatsuka<sup>4,5</sup>

<sup>1</sup>MIRISE Technologies, Toyota, Aichi 470-0309, Japan

Phone: +81-565-46-6797 E-mail: eiji.kagoshima.j2f@mirise-techs.com

<sup>2</sup>Aichi Institute of Tech., Toyota, Aichi 470-0392, Japan

<sup>3</sup>TOYOTA CENTRAL R&D LABS., INC, Nagakute, Aichi 480-1192, Japan

<sup>4</sup>Graduate School of Engineering, Nagoya University, Nagoya 464-8603, Japan

<sup>5</sup>Institute of Materials and Systems for Sustainability, Nagoya University, Nagoya 464-8601, Japan

## Abstract

To investigate the impact of stress in a SiO<sub>2</sub>/SiC gate stack on the channel mobility of 4H-SiC trench MOSFETs, two variations of tensile-stress-induced SiC trench MOSFETs were fabricated by changing the deposition conditions of polycrystalline silicon for gate electrodes. The results found that  $\mu_{eff}$  was enhanced by tensile stress. Based on the temperature dependence of mobility, all scattering mobilities were enhanced. It was supposed that the electron effective mass toward [000 $\bar{1}$ ] decreased because of the tensile stress toward [1 $\bar{1}$ 00].

## 1. Introduction

4H-SiC is regarded as an attractive new material for power MOSFETs because of its high breakdown voltage. However, when this material is used for MOSFETs, it results in insufficient channel mobility that must be enhanced. The effects of stress induced at the interface on effective channel mobility ( $\mu_{eff}$ ) are being investigated. It was recently reported that the  $\mu_{eff}$  of a 4H-SiC (0001) lateral MOSFET could be enhanced by external compressive stress [1]. Consequently, this study fabricated two variations of tensile-stress-induced SiC trench MOSFETs by changing the deposition conditions of the polycrystalline silicon that is fabricated as a gate electrode. The stress around the gate stack and  $\mu_{eff}$  were then evaluated.

## 2. Experimental methods

A n-type drift layer was formed on an n<sup>+</sup>-type 4H-SiC (0001) substrate. Its donor concentration was about  $1 \times 10^{16}$  cm<sup>-3</sup>. p-type and n<sup>+</sup>-type layers were fabricated as body and source layers by ion implantation. The acceptor concentration of the body layer was about  $1 \times 10^{17}$  cm<sup>-3</sup>. The trench gate was fabricated by dry etching so that the n-channel was located on the (1 $\bar{1}$ 00) face. A 75 nm-thick-SiO<sub>2</sub> was deposited followed by nitridation in a NO atmosphere. After that, phosphorus-doped polycrystalline silicon was deposited under two conditions (A and B) as the gate electrode, respectively.

The stress around the gate stacks was evaluated by cross-sectional Raman measurement with a 457.9 nm laser. The stress toward [000 $\bar{1}$ ] and [1 $\bar{1}$ 00] was calculated separately from the FTO(2/4)E2 and FTO(0)A1 Raman shift.[2]

The  $I_D$ - $V_G$  characteristics were measured at a drain voltage of 0.1 V and a temperature between 233 and 573 K. The

threshold voltage ( $V_{th}$ ), interface state density ( $D_{it}$ ) and  $\mu_{eff}$  were then calculated from the  $I_D$ - $V_G$  characteristics.  $V_{th}$  was determined from the ideal  $I_D$ - $V_G$  curve [3]. Then,  $D_{it}$  was calculated from the subthreshold swing [4]. In the calculation of  $\mu_{eff}$ , the parasitic series resistance was removed [5]. In SiC-MOSFETs,  $\mu_{eff}$  can be divided into three components based on the scattering factors, namely the Coulomb scattering mobility ( $\mu_C$ ), optical phonon scattering mobility ( $\mu_{opt}$ ), and surface roughness scattering mobility ( $\mu_{SR}$ ) [6]. These scattering mobility values were calculated from the temperature dependence of  $\mu_{eff}$  versus the effective field ( $E_{eff}$ ).

## 3. Results and discussion

### 3.1 Evaluation of stress around the gate stack

Fig. 1 shows the stress toward [1 $\bar{1}$ 00] mapping images of cross-sectional trench MOSFETs in which polycrystalline silicon was fabricated under conditions A and B.




Fig. 1. The stress toward [1 $\bar{1}$ 00] mapping images of cross-sectional trench MOSFETs in which polycrystalline silicon was fabricated under condition A (a) and B (b). The average of the stress in regions A and B is shown.

The tensile stress of region B is 57 MPa higher than that of region A. In contrast, the stress toward the  $[000\bar{1}]$  of region B is equivalent to that under condition A.

### 3.2 Electrical characteristics

Fig. 2 shows  $\mu_{eff}$  at a temperature of 298 K as a typical result. The results of 9 chips picked from each wafers are shown. From the  $I_D$ - $V_G$  measurements, it was found that the  $\mu_{eff}$  at  $E_{eff} = 1$  MV/cm under condition B (high stress) was 1.2 to 4.8% higher than under condition A (low stress). There are three possible reasons for this enhancement in  $\mu_{eff}$ . The first is an increase in free electron density, the second is an enhancement in specific scattering mobility, and the third is an improvement in free electron mobility. From Fig. 3, the  $V_{th}$  and  $D_{it}$  under condition B are approximately equal to those under condition A. This means that there are no significant differences in the free electron density between conditions A and B. Fig. 4 shows the three scattering mobilities. Both  $\mu_{opt}$  under condition B, which was the dominant factor of  $\mu_{eff}$  at high temperature, and  $\mu_C$ , which was the dominant factor at low temperature, increased by 0.9 to 5.1% compared to under condition A. Based on first principal calculation, F.M. Steel et al. reported that the electron effective mass is affected by strain [7]. Therefore, rather than an increase in the specific scattering mobility, it is supposed that the enhancement in  $\mu_{eff}$  results from an improvement in the common terms of the scattering mobilities, and that the decrease in the electron effective mass toward  $[000\bar{1}]$  is caused by the tensile stress toward  $[1\bar{1}00]$ .




Fig. 2.  $\mu_{eff}$  at  $E_{eff}=1$  MV/cm at 298K was plotted. Chip No. corresponds to the position on the wafer.




Fig. 3. The temperature dependence of (a)  $V_{th}$  and (b)  $D_{it}$ .




Fig. 4. The scattering mobility values were calculated from the temperature dependence of  $\mu_{eff}$ . Each mobility at  $E_{eff}=1$  MV/cm was plotted. (a)  $\mu_{eff}$ , (b)  $\mu_{opt}$ , (c)  $\mu_C$  and (d)  $\mu_{SR}$ .

### 4. Conclusions

It was found that the channel mobility changed due to stress in a 4H-SiC trench MOSFET. Mobility was particularly enhanced by the tensile stress toward  $[1\bar{1}00]$ . It was supposed that the enhancement effect was caused by a decrease in the effective electron mass toward  $[000\bar{1}]$ .

### References

- [1] W. Takeuchi et al., Jpn. J. Appl. Phys. 59, SGGD08 (2020).
- [2] R. Sugie et al., J. Appl. Phys. 122, 195703 (2017).
- [3] K. Kutsuki et al., Mater. Sci. Forum 821-823, 757 (2015).
- [4] S. M. Sze, Physics of Semiconductor Devices, second ed., Wiley, New York, 1985, pp. 440-447.
- [5] K. Kutsuki et al., Jpn. J. Appl. Phys. 59, SGGD04 (2020).
- [6] K. Kutsuki et al., Solid State Electronics 157, 12 (2019).
- [7] F. M. Steel et al., J. Appl. Phys. 114, 013702 (2013).