EMC Japan/APEMC Okinawa

Presentation information

Print

Regular Session

[TuePM1A] (Regular Session) Signal and Power Integrity (1)

Tue. May 21, 2024 2:10 PM - 4:10 PM Room A (B1)

Chairs: Ding-Bing Lin (National Taiwan University of Science and Technology), Shitao Liu (ZTE Corporation)

[TuePM1A.6] ★Closed-Loop Structure for Mitigating Jitter-Induced Noise of Clock Source in High-Bandwidth Signal Sampling

○Haojie Wu(Zhejiang University), Xiangyu Meng(Zhejiang University), Qidong Bao(Zhejiang University), Wenrui Wang(Zhejiang University), Yin Sun(Missouri University of Science and Technology), Xinglin Sun(Zhejiang University)

Abstract password authentication.
The password is listed in the Home section of "My Page".

Password