1:45 PM - 2:15 PM
*Koji Ito1, Takuma Kobayashi1, Tsunenobu Kimoto1 (1. Kyoto Univ.(Japan))
Oral Presentation
MOS Gate Stacks and Device Processing
Tue. Oct 1, 2019 1:45 PM - 3:45 PM Room A (Kyoto International Conference Center)
1:45 PM - 2:15 PM
*Koji Ito1, Takuma Kobayashi1, Tsunenobu Kimoto1 (1. Kyoto Univ.(Japan))
2:15 PM - 2:30 PM
*Hironori Yoshioka1 (1. National Institute of Advanced Industrial Science and Technology (AIST)(Japan))
2:30 PM - 2:45 PM
*Judith Woerle1,2, Thomas Prokscha2, Ulrike Grossner1 (1. ETH Zurich(Switzerland), 2. Paul Scherrer Institute(Switzerland))
2:45 PM - 3:00 PM
*James A Cooper1 (1. Sonrisa Research, Inc. and Purdue University(United States of America))
3:00 PM - 3:15 PM
*Kohei Yamasue1, Yuji Yamagishi1, Yasuo Cho1 (1. Tohoku Univ.(Japan))
3:15 PM - 3:30 PM
*Junichiro Sameshima1, Aya Takenaka1, Yuichi Muraji1, Yoshihiko Nakata1, Masanobu Yoshikawa1, Katsumasa Suganuma2 (1. Toray Research Center, Inc.(Japan), 2. Osaka Univ.(Japan))
3:30 PM - 3:45 PM
*Xufang Zhang1, Dai Okamoto1, Mitsuru Sometani2, Shinsuke Harada2, Noriyuki Iwamuro1, Hiroshi Yano1 (1. Tsukuba Univ.(Japan), 2. AIST(Japan))
Abstract password authentication.
Password is required to view the abstract. Please enter a password to authenticate.
Please log in with your participant account.
» Participant Log In