Session information

Oral presentation

11 Superconductivity » 11.5 Junction and circuit fabrication procresss, digital applications

[14a-A2-1~11] 11.5 Junction and circuit fabrication procresss, digital applications

Sat. Mar 14, 2015 9:00 AM - 12:00 PM A2 (6A-106)

△：Young Scientist Oral Presentation Award Applied
▲：English Presentation
▼：Both Award Applied and English Presentation

+Add all to schedule

9:00 AM - 9:15 AM

[14a-A2-1] [Young Scientist Presentation Award Speech] Experimental demonstration of quantum-flux-latch-based XOR gates

〇Naoki Takeuchi¹, Yuki Yamanashi¹, Nobuyuki Yoshikawa¹ (1.Yokohama Nat. Univ.)

9:15 AM - 9:30 AM

△ [14a-A2-2] Study on Multifunctional Operations of Single-Flux-Quantum Circuits with Superconducting Phase Shift Elements Made of Ferromagnetic Patterns

〇Soya Taniguchi¹, Hiroshi Ito¹, Kouta Ishikawa¹, Sota Kurokawa¹, Akihisa Tsune¹, Masamitsu Tanaka¹, Hiroyuki Akaike¹, Akira Fujimaki¹ (1.Nagoya Univ.)

9:30 AM - 9:45 AM

[14a-A2-3] Improvement of operation margins of quantum flux latch

〇(B)Naoki Tsuji¹, Naoki Takeuchi², Yuki Yamanashi¹, Nobuyuki Yoshikawa¹ (1.Yokohama National Univ., 2.NICT)

9:45 AM - 10:00 AM

△ [14a-A2-4] Reconfigurable quantum-flux-parametron circuits using a magnetic material

〇Sota Kurokawa¹, Akihisa Tsune¹, Hiroshi Ito¹, Soya Taniguchi¹, Masamitsu Tanaka¹, Hiroyuki Akaike¹, Akira Fujimaki¹ (1.Nagoya Univ. Eng.)

10:00 AM - 10:15 AM

△ [14a-A2-5] Low-speed Demonstration of 10,000-Gate Adiabatic Quantum Flux Parametron Circuits

〇Tatsuya Narama¹, Naoki Takeuchi², Yuki Yamanashi¹, Nobuyuki Yoshikawa¹ (1.Yokohama National Univ., 2.NICT)

10:15 AM - 10:30 AM

△ [14a-A2-6] Design and Evaluation of Interface Circuit between Single Flux Quantum and Adiabatic Quantum Flux Parametron Circuits

〇Fumihiro China¹, Thomas Ortlepp², Yuki Yamanashi¹, Nobuyuki Yoshikawa¹ (1.Yokohama National Univ., 2.CiS Research Inst.)

10:45 AM - 11:00 AM

△ [14a-A2-7] Effects of a magnetic layer in SFIS Josephson junctions on junction characteristics

〇Hiroshi Ito¹, Soya Taniguchi¹, Kota Ishikawa¹, Hiroyuki Akaike¹, Akira Fujimaki¹ (1.Nagoya Univ.)

11:00 AM - 11:15 AM

△ [14a-A2-8] Measurement of Bit-Error-Rate of Single Flux Quantum Logic gates with optimized Josephson Comparator structure

〇(M1)KENTA ASAKURA¹, YUKI YAMANASHI¹, NOBUYUKI YOSHIKAWA¹ (1.Graduate school of Engineering, Yokohama National Univ)

11:15 AM - 11:30 AM

△ [14a-A2-9] Individual Readout of Array of Serially-Connected Superconductor Detectors

〇Kyohei Kamiya¹, Yuma Kita¹, Misaki Kouzaka¹, Ali Bozbey², Akira Fujimaki¹, Masamitsu Tanaka¹ (1.Nagoya Univ., 2.TOBB UET)

11:30 AM - 11:45 AM

△ [14a-A2-10] Improvement of Operation Speed of LR-Biased Single Flux Quantum Circuits by Employing Dynamic Resetting Mechanism

Koji Sato¹, 〇Ryuuta Tutumi¹, Yuki Yamanashi¹, Nobuyuki Yoshikawa¹ (1.Yokohama National Univ.)

11:45 AM - 12:00 PM

[14a-A2-11] Fabrication Process for CB-KID and SFQ Monolithic Devices

〇Mutsuo Hidaka¹, Shuichi Nagasawa¹, Shigeyuki Miyajima², Hiroaki Shishido², Akira Shishido³, Takekazu Ishida² (1.AIST, 2.Osaka Pref. Univ., 3.Nagoya Univ.)

Break (10:30 AM - 10:45 AM)

Authentication

Password authentication.
Password is required to view the PDF. Please enter a password to authenticate.

The password has been sent to pre-registrants.
For onsite registrants, please refer to the official guidebook which will be distributed at the venue.
The password will be sent to all JSAP members in September 2015.

Please log in with your participant account.
» Participant Log In

▲