1:30 PM - 1:45 PM [18p-Z05-1] Theoretical calculation of a switching threshold voltage in a SiC complementary JFET logic gate operating at high temperature 〇Mitsuaki Kaneko1, Masashi Nakajima1, Tsunenobu Kimoto1 (1.Kyoto Univ.)