Session information

Tweet

Oral Presentation

12: Advanced Circuits / Systems Interacting with Innovative Devices and Materials

[J-5] AI and Neural Applications

Fri. Sep 8, 2023 9:00 AM - 10:15 AM Room J (233, Bldg. 2)

Session Chairs: Koh Johguchi (Shinshu Univ.), Yitao Ma (Zhejiang Univ.)

+Add all to schedule

9:00 AM - 9:30 AM

[J-5-01 (Invited)] Impact of Spintronics-Based Nonvolatile Hardware for AI Applications

^○Takahiro Hanyu¹, Naoya Onizawa¹, Daisuke Suzuki², Masanori Natsui¹ (1. Tohoku Univ. (Japan), 2. Univ. of Aizu (Japan))

9:30 AM - 9:45 AM

[J-5-02] Design of an SOT-Based Self-Terminated Nonvolatile Register for Write/Leakage-Energy-Minimized Backup Operation

^○Daisuke Suzuki¹, Takahiro Hanyu² (1. The Univ. Aizu (Japan), 2. Tohoku Univ. (Japan))

9:45 AM - 10:00 AM

[J-5-03] Hardware-conscious Software Training for Deep Neural Network Inference Accelerator Chips to Recover Accuracy Degradation due to Hardware Variabilities

^○Shuchao Gao¹, Takashi Ohsawa¹ (1. Waseda University (Japan))

10:00 AM - 10:15 AM

[J-5-04 (Late News)] A Highly Efficient STT-MRAM-Based IndRNN Accelerator with Approximate Dictionary Encoded Weight for Edge AI Devices

^○Yiming Song¹, Tao Li¹, Tetsuo Endoh¹ (1. Tohoku Univ. (Japan))

×

Authentication

Abstract password authentication.
PA password is required to view abstracts. You can find the password in the "Advance Program".The "Advance Program" is handed out at the registration desk to registered participants.

×

Please log in to browse and/or download abstracts.
» Participant Log In