A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

Rajat - Butola

doi:https://doi.org/10.7567/SSDM.2023.PS-1-11

講演情報

Poster Session

01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[PS-1] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

2023年9月7日(木) 15:00 〜 17:00 Shirotori Hall (Nagoya Congress Center)

[PS-1-11] A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

Rajat - Butola¹, ^○Sekhar Reddy Kola¹, Yiming Li¹ (1. National Yang Ming Chiao Tung Univ. (Taiwan))

https://doi.org/10.7567/SSDM.2023.PS-1-11

Abstract password authentication.
A password is required to view abstracts. You can find the password in the "Advance Program".The "Advance Program" is handed out at the registration desk to registered participants.

講演情報

[PS-1] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[PS-1-11] A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

パスワード