Realization of Multifunctional Logic Circuits in van der Waals Heterostructures

Ciao-Fen - Chen

doi:https://doi.org/10.7567/SSDM.2023.PS-8-06

[PS-8-06] Realization of Multifunctional Logic Circuits in van der Waals Heterostructures

^○Ciao-Fen - Chen^1,2, Shih-Hsien - Yang², Shun-Tsung - Lo¹, Yen-Fu - Lin² (1. National Yang Ming Chiao Tung Univ. (Taiwan), 2. National Chung Hsing Univ. (Taiwan))

https://doi.org/10.7567/SSDM.2023.PS-8-06

Abstract password authentication.
PA password is required to view abstracts. You can find the password in the "Advance Program".The "Advance Program" is handed out at the registration desk to registered participants.

Presentation information

[PS-8] 08: Low Dimensional Devices and Materials

[PS-8-06] Realization of Multifunctional Logic Circuits in van der Waals Heterostructures

Password