Nano CMOS Devices Layout Optimization for Super-350GHz f<sub>MAX</sub> in mmWave and Sub-THz CMOS Applications

Adhi Cahyo Wijaya

講演情報

Short Oral Presentation

01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[SO-PS-01] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

2023年9月7日(木) 13:30 〜 14:00 Room F (224, Bldg. 2)

Session Chairs: Hidetoshi Oishi (Sony Semiconductor Solutions Corp.), Keisuke Yamamoto (Kyushu Univ)

13:56 〜 13:58

[SO-PS-01-14] Nano CMOS Devices Layout Optimization for Super-350GHz f_MAX in mmWave and Sub-THz CMOS Applications

^○Adhi Cahyo Wijaya¹, Jinq Min Lin¹, Jyh Chyurn Guo¹ (1. National Yang Ming Chiao Tung University (Taiwan))

Abstract password authentication.
A password is required to view abstracts. You can find the password in the "Advance Program".The "Advance Program" is handed out at the registration desk to registered participants.

講演情報

[SO-PS-01] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[SO-PS-01-14] Nano CMOS Devices Layout Optimization for Super-350GHz fMAX in mmWave and Sub-THz CMOS Applications

パスワード

[SO-PS-01-14] Nano CMOS Devices Layout Optimization for Super-350GHz f_MAX in mmWave and Sub-THz CMOS Applications