Realization of Multifunctional Logic Circuits in van der Waals Heterostructures

Ciao-Fen - Chen

講演情報

Short Oral Presentation

08: Low Dimensional Devices and Materials

[SO-PS-08] 08: Low Dimensional Devices and Materials

2023年9月7日(木) 13:30 〜 13:56 Room A (131+132, Bldg. 1)

Session Chair: Shu Nakaharai (Tokyo Univ. of Technology)

13:40 〜 13:42

[SO-PS-08-06] Realization of Multifunctional Logic Circuits in van der Waals Heterostructures

^○Ciao-Fen - Chen^1,2, Shih-Hsien - Yang², Shun-Tsung - Lo¹, Yen-Fu - Lin² (1. National Yang Ming Chiao Tung Univ. (Taiwan), 2. National Chung Hsing Univ. (Taiwan))

Abstract password authentication.
A password is required to view abstracts. You can find the password in the "Advance Program".The "Advance Program" is handed out at the registration desk to registered participants.

講演情報

[SO-PS-08] 08: Low Dimensional Devices and Materials

[SO-PS-08-06] Realization of Multifunctional Logic Circuits in van der Waals Heterostructures

パスワード