[A-5-1] ANALYSIS AND DESIGN OF THE TAPER ISOLATED DYNAMIC THRESHOLD TRANSISTOR FOR VLSI dRAMs

Pallab K. Chatterjee, Geoffrey W. Taylor, John Leiss (1.Central Research Laboratories Texas Instruments Incorporated)

https://doi.org/10.7567/SSDM.1979.A-5-1