[A-7-6] Double Word Line and Bit Line Structure for VLSI RAMs -Reduction of Word Line and Bit Line Delay-

Takayasu SAKURAI、Tetsuya IIZUKA (1.Semiconductor Device Engineering Laboratory, Toshiba Corporation)

https://doi.org/10.7567/SSDM.1983.A-7-6