[C-3-2] Low Temperature Etching of Multi-Layer Resist by Side Wall Protection

Shingo Kadomura、Jun-ichi Satoh (1.Research and Development Div. Semiconductor Gp. SONY Corp.)

https://doi.org/10.7567/SSDM.1990.C-3-2