[C-2-3] Device Simulation of a Thin-Film SOI Power MOSFET for Structure Optimization Satoshi Matsumoto、Hideo Yoshino (1.NTT Interdisciplinary Research Labs. and、2.NTT Electronics Technology) https://doi.org/10.7567/SSDM.1993.C-2-3
