[PS-3-15] Optimized Nanowire Diameter for III-V Homojunction and Heterojunction Gate-All-Around Tunnel FETs ○Y. W. Wang1, P. Su1 (1.National Chiao Tung Univ.(Taiwan))
