[PS-3-09] Numerical Design for Power Integrity Analysis of Tunnel Field Effect Transistors

^○C. Tanaka¹, T. Tanamoto¹, M. Koyama¹ (1.Toshiba Corp. (Japan))

https://doi.org/10.7567/SSDM.2017.PS-3-09