2017 International Conference on Solid State Devices and Materials

Sep 19, 2017 - Sep 22, 2017
Sendai International Center

Search Criteria
Search Filters

763 results (371 - 380)

« Prev
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
Next »

[PS-2-06] Facile approach of enhanced heat mitigation between 3D stacked layers by Introducing a sub micron thick heat spreading materials

^○C. H. Kumar¹, A. K. Panigrahi¹, P. Supraja¹, N. Paul¹, S. G. Singh¹ (1.Indian Inst. of Tech. -Hyderabad (India))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:45 AM - 11:47 AM |PDF Download

[PS-2-07 (Late News)] Investigation of Transient Thermal Dissipation in Three-Dimensional Stacked ICs

^○Y. Araga¹, H. Shimamoto¹, S. Melamed¹, K. Kikuchi¹, M. Aoyagi¹ (1.AIST (Japan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:47 AM - 11:49 AM |PDF Download

[PS-3-01] Ge-on-insulator tunneling FET with abrupt source junction by snowplow effect of NiGe

^○R. Matsumura^1,2, T. Katoh¹, R. Takaguchi¹, M. Takenaka¹, S. Takagi¹ (1.Univ. of Tokyo (Japan), 2.JSPS Res. Fellow (Japan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:35 AM - 11:37 AM |PDF Download

[PS-3-02] Performance enhancement of GOI tunneling FETs with source junctions formed by low energy BF₂ ion implantation

T. Katoh¹,^○R. Matsumura¹, R. Takaguchi¹, M. Takenaka¹, S. Takagi¹ (1.Univ. of Tokyo (Japan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:37 AM - 11:39 AM |PDF Download

[PS-3-03] Switching Time Analysis of Negative Capacitance UTB GeOI MOSFETs

^○P. -C. Chiu¹, V. P. -H. Hu¹ (1.National Central Univ. (Taiwan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:39 AM - 11:41 AM |PDF Download

[PS-3-04] III-V Heterojunction TFET with Bandgap Engineering for Performance Enhancement and Ambipolar Leakage Suppression

^○C. -T. Wang¹, V. P. -H. Hu¹ (1.National Central Univ. (Taiwan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:41 AM - 11:43 AM |PDF Download

[PS-3-05] Short Channel Modeling of Tunnel FET's

^○K. Fukuda¹, H. Asai¹, J. Hattori¹, T. Mori¹, Y. Morita¹, W. Mizubayashi¹, M. Masahara¹, S. Migita¹, H. Ota¹, K. Endo¹, T. Matsukawa¹ (1.AIST (Japan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:43 AM - 11:45 AM |PDF Download

[PS-3-06] Enhancement of Capacitance Benefit by Drain Offset Structure in TFET Circuit Speed Associated with Tunneling Probability Increase

^○H. Asai¹, T. Mori¹, T. Matsukawa¹, J. Hattori¹, K. Endo¹, K. Fukuda¹ (1.AIST (Japan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:45 AM - 11:47 AM |PDF Download

[PS-3-07] Benchmarking the Impact of Work Function Variations on Cell Stability of Low-Voltage 6T SRAMs with Non-planar and Planar TMDFETs

^○C. -T. Zheng¹, P. Su¹, C. -T. Chuang¹ (1.National Chiao Tung Univ. (Taiwan))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:47 AM - 11:49 AM |PDF Download

[PS-3-08] Improved Hetero-Gate-Dielectric Tunnel Field-Effect Transistors

W. Y. Choi¹,^○J. W. Lee¹ (1.Sogang Univ. (Korea))

2017 International Conference on Solid State Devices and Materials |Thu. Sep 21, 2017 11:49 AM - 11:51 AM |PDF Download

763 results (371 - 380)

« Prev
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
Next »

▲