Using two Flash memory devices and one capacitor as a synaptic cell, we present a variation-robust cal-culation method for binary matrix-vector multiplica-tion in this study. Spice simulation is used to examine the Vth variation impacts on the conventional current summation method and the proposed method. The sim-ulation results demonstrate that the proposed strategy is much more tolerant of Vth variation.