3:15 PM - 3:30 PM
[G-2-05] [No Show] Drain Current Variability Assessment in 2-levels Stacked Nanowire Gate All Around Field Effect Transistors
〇Donghyun Kim1,2, Sylvain Barraud3, Jae Woo Lee2, Gerard Ghibaudo1, Christoforos Theodorou1
(1. Univ. Grenoble Alpes, Univ. Savoie Mont Blanc, Grenoble INP, CNRS, IMEP-LAHC (France), 2. Electronics and info. engineering, Korea Univ. (Korea), 3. Univ. Grenoble Alpes, CEA, LETI (France))
Presentation style: