

# Oxide Thin-film Transistors Driven from Substrate Backside Using Three-dimensional Wires

Hiroshi Tsuji, Masashi Miyakawa, and Mitsuru Nakata

tsuji.h-hi@nhk.or.jp

NHK Science & Technology Research Laboratories, Tokyo 157-8510, Japan

Keywords: Tiled display, Bezel-less panel, Thin-film transistor, Three-dimensional wire, In-Sn-Zn-O

## ABSTRACT

This study proposes an oxide thin-film transistor (TFT) structure that enables signal input from the backside of the polyimide film substrate using three-dimensional wires that penetrate the substrate. TFTs with channel lengths down to 3 μm exhibit clear switching behavior with an on/off current ratio of over 10<sup>7</sup>. A trench structure is also proposed to improve the yield of the proposed TFTs.

## 1 INTRODUCTION

Tiled displays [1][2], which comprise multiple panel units, offer customization in terms of display size, shape, and aspect ratio. Flexible panel units would allow the realization of curved tiled displays. However, the bezels of conventional panel units cannot be eliminated because signal wires are required at the periphery of a panel unit to input signals into the thin-film transistors (TFTs) in pixel circuits. As a result, tiled displays have noticeable seams between panel units. If signals can be input into the TFTs from the backside of the panel units instead of the periphery, bezel-less panel units can be realized, enabling seamless tiling.

In this work, we propose an oxide TFT structure that enables signal input from the backside of the substrate for the realization of bezel-less flexible panel units. By using three-dimensional (3D) wires that penetrate an ultrathin polyimide (PI) film substrate, we developed oxide TFTs that can be driven from the backside of the PI film substrate. We also propose a trench structure to suppress the influence of wrinkles that form on a TFT array after a laser lift-off (LLO) process. This structure effectively improves the yield of the proposed TFTs.

## 2 EXPERIMENTAL METHODS

Figure 1 shows a cross-sectional view of the proposed oxide TFTs with 3D wires. The TFTs were fabricated as




Fig. 1. Cross-sectional view of oxide TFTs driven from substrate backside using 3D wires.

follows. After the formation of a 50-nm-thick SiN underlayer on a 2-μm-thick PI film fixed to a glass substrate (denoted as the first glass substrate), back-channel-etched (BCE) In-Sn-Zn-O (ITZO) TFTs [3] were formed on the underlayer using a photolithography process. The channel length ( $L$ ) was in the range of 2 to 10 μm and the channel width ( $W$ ) was 10 μm. Note that the SiN underlayer was used to prevent delamination of the gate insulator ( $\text{SiO}_2$ ) after immersion in the developing solution, as shown in Fig. 2. Next, an adhesive film and another glass substrate (denoted as the second glass substrate) were attached to the top of the PI film. The PI film with the second glass substrate was then delaminated from the first glass substrate to expose the backside of the PI film by using an LLO process. After a solution-processed planarization layer [4] was formed on the backside, contact holes that penetrated all layers, namely the planarization layer, PI film, underlayer, and gate insulator, were formed by dry etching using a  $\text{CF}_4/\text{O}_2$  gas mixture. Mo alloy 3D wires and backside electrodes were then formed to connect the frontside and backside electrodes. Finally, the adhesive film and the second glass substrate were delaminated.

## 3 RESULTS AND DISCUSSION

Figures 3(a) and 3(b) show optical micrographs of a fabricated BCE-ITZO-TFT ( $W/L=10\ \mu\text{m}/10\ \mu\text{m}$ ) taken from the frontside and backside, respectively, of the PI film substrate. Multiple 3D wires were used to connect the frontside and backside electrodes, as shown in Fig. 3 (c). The diameter of the contact holes measured at the






Fig. 2. Optical micrographs of PI films (a), (c) before and (b), (d) after immersion in developing solution. Note that a 200-nm-thick  $\text{SiO}_2$  layer was sputtered onto the PI films with and without a 50-nm-thick SiN underlayer.



**Fig. 3. Optical micrographs of a fabricated BCE-ITZO-TFT taken from the (a) frontside and (b) backside of the PI film substrate. (c) Cross-sectional view of the structure between the frontside and backside gate electrodes.**




**Fig. 4. Transfer characteristics of BCE-ITZO-TFTs driven from the backside of the PI film substrate using 3D wires.  $V_d$  and  $V_g$  are the drain and gate voltages, respectively.**

frontside electrodes was about 20  $\mu\text{m}$ . This diameter can be further reduced by optimizing the dry etching conditions.

Figure 4 shows the transfer characteristics of BCE-ITZO-TFTs driven from the backside of the PI film substrate using 3D wires. The TFTs with  $L$  from 10  $\mu\text{m}$  down to 3  $\mu\text{m}$  exhibited clear switching behavior with an on/off current ratio of more than  $10^7$ . The TFT with  $L$  of 2  $\mu\text{m}$  showed significantly degraded characteristics. This degradation can be attributed to damage induced by the BCE and LLO processes. Therefore, further improvement of the fabrication process is required.

Figure 5 shows the wrinkles that formed on the TFT array after the LLO process. They are attributed to strong compressive stress due to the  $\text{SiO}_2$  layer, which was used as the gate insulator. The wrinkles appear at random locations and are oriented in random directions, as shown in Fig. 5(a). They caused a low TFT yield of 47 %. To improve the yield, we formed a trench structure to relieve the stress by etching the  $\text{SiO}_2$  around the TFTs. As shown in Fig. 5(b), most of the wrinkles formed along the trenches between the TFTs, not on the TFTs. This improved the TFT yield (proportion of TFTs without wrinkles) from 47 % to 98 %.



**Fig. 5. Wrinkles on TFT array (192 TFTs) (a) with and (b) without trench structure of  $\text{SiO}_2$  layer after the LLO process.**

#### 4 SUMMARY

We developed oxide TFTs that can be driven from the backside of a PI film substrate using 3D wires. Fabricated TFTs with  $L$  from 10  $\mu\text{m}$  down to 3  $\mu\text{m}$  exhibited clear switching behavior with an on/off current ratio of over  $10^7$ . We also proposed a trench structure to suppress the influence of wrinkles that form on the TFT array. These developments are a step towards the realization of bezel-less flexible panel units.

#### REFERENCES

- [1] D. Nakamura, H. Ikeda, N. Sugisawa, Y. Yanagisawa, S. Eguchi, S. Kawashima, M. Shiokawa, H. Miyake, Y. Hirakata, S. Yamazaki, S. Idojiri, A. Ishii and M. Yokoyama, "An 81-in. 8k x 4k OLED *Kawara*-Type Multidisplay that Provides a Seamless, Continuous Image," SID 2015 DIGEST, pp. 1031-1034 (2015).
- [2] G. Biwa, M. Doi, A. Yasuda and H. Kadota, "Technologies for the Crystal LED Display System," SID 2019 DIGEST, pp. 121-124 (2019).
- [3] M. Nakata, G. Motomura, Y. Nakajima, T. Takei, H. Tsuji, H. Fukagawa, T. Shimizu, T. Tsuzuki, Y. Fujisaki and T. Yamamoto, "Development of flexible displays using back-channel-etched In-Sn-Zn-O thin-film transistors and air-stable inverted organic light-emitting diodes," J. Soc. Inf. Display, Vol. 24, pp. 3-11, (2016).
- [4] Y. Isogai, T. Katoh, K. Sugitani, T. Hirano, M. Tada, Y. Fujisaki, Y. Nakajima, T. Yamamoto and T. Suzuki, "Spin-coatable gate dielectric for organic thin film transistor," Proc. IDW, pp. 911-912 (2010).