

# $\text{Al}_2\text{O}_3/\text{SiO}_2$ 界面ダイポール層形成による 4H-SiC MOS キャパシタの正方向 $V_{\text{FB}}$ シフト Positive $V_{\text{FB}}$ shift of 4H-SiC MOS capacitors induced by $\text{Al}_2\text{O}_3/\text{SiO}_2$ interface dipole layer formation

<sup>1</sup>Dept. of Materials Engineering, The Univ. of Tokyo,

<sup>2</sup>Advanced Technology R&D Center, Mitsubishi Electric Corporation

°Tae-Hyeon Kil<sup>1</sup>, Munetaka Noguchi<sup>2</sup>, Hiroshi Watanabe<sup>2</sup>, and Koji Kita<sup>1</sup>

E-mail: thkil@scio.t.u-tokyo.ac.jp


**[Introduction]** Generally, threshold voltage ( $V_{\text{th}}$ ) of SiC-MOSFET is tuned by the channel doping concentration, however, an intentional increase in the doping concentration to achieve a sufficiently large  $V_{\text{th}}$  can cause a significant deterioration of channel conductance [1]. Introduction of negative fixed charges at  $\text{SiO}_2/4\text{H-SiC}$  interface may also contribute to the positive shift of  $V_{\text{th}}$ , but this might have some influence on its reliability. Therefore, additional novel processes are demanded for the increase of  $V_{\text{th}}$  while maintaining the oxide-semiconductor interface quality or channel mobility of MOSFETs. In this work, we demonstrated the formation of an additional dipole layer on top of  $\text{SiO}_2$  for the control of flat-band voltage ( $V_{\text{FB}}$ ) of  $\text{SiO}_2/4\text{H-SiC}$  MOS capacitors. We have already clarified the dipole layer formation at  $\text{SiO}_2/\text{SiC}$  interface by interface nitridation [2], but in this work we are going to manipulate the dipoles formed in the gate dielectric layer by using  $\text{Al}_2\text{O}_3/\text{SiO}_2$  interface [3].

**[Experiments]** N-type 4H-SiC 4°-off (0001) Si-face wafers with epitaxial layers ( $N_{\text{D}} \sim 1.0 \times 10^{16} \text{ cm}^{-3}$ ) were used as the substrates. After cleaning and HF etching, samples were thermally oxidized at 1300°C to grow  $\text{SiO}_2$  layers in oxygen ambient. After oxidation, NO-POA processes at 1150°C in the ambient of  $\text{NO}:\text{N}_2=1:2$  were performed. After a slight sacrificial etching of the surface of  $\text{SiO}_2$  with 0.1% HF (<1 nm),  $\text{Al}_2\text{O}_3$  thin film was sputtered on top of  $\text{SiO}_2$  using  $\text{Al}_2\text{O}_3$  ceramic target. After  $\text{Al}_2\text{O}_3$  deposition, post-deposition annealing (PDA) was conducted at 800°C in 0.1%  $\text{O}_2 + \text{N}_2$  ambient. Au and Al were used as top and bottom electrodes, respectively. From C-V measurements, the  $V_{\text{FB}}$  of each MOS capacitor was estimated. After C-V measurements,  $D_{\text{it}}$  was estimated by using the conductance method.  $\text{Al}_2\text{O}_3$  thickness was determined by X-ray reflectivity.


**[Results & Discussions]** Figure 1 shows the bidirectional C-V curves measured at 1 MHz before and after ~3.3 nm-thick  $\text{Al}_2\text{O}_3$  sputtering.  $V_{\text{FB}}$  for all the samples were reasonably extracted since they show nearly ideal curves with small frequency dispersions. Figure 2 shows the comparison of the  $V_{\text{FB}}$  as a function of capacitance equivalent thickness (CET) between  $\text{SiO}_2/\text{SiC}$  (black) and  $\text{Al}_2\text{O}_3/\text{SiO}_2/\text{SiC}$  (colored) systems. The thickness of  $\text{SiO}_2$  was around ~17 or ~32, or ~40 nm, respectively. Due to the small variation of  $\text{SiO}_2$  thickness after thermal oxidation even though the samples oxidized at the same condition, there was some total thickness variation. First, for  $\text{SiO}_2/\text{SiC}$  (black points and line), the line was almost flat, which indicates low fixed charges at the  $\text{SiO}_2/\text{SiC}$  interface after nitridation. Next, for  $\text{Al}_2\text{O}_3/\text{SiO}_2/\text{SiC}$  (colored) samples, we can observe the increased  $V_{\text{FB}}$  (0.6~0.8 V), induced by the dipole layer at the  $\text{Al}_2\text{O}_3/\text{SiO}_2$  interface [3]. With the increase of  $\text{Al}_2\text{O}_3$  thickness, clearly there was almost no change of  $V_{\text{FB}}$ , which can be strong evidence of the non-significant fixed charge formation at  $\text{Al}_2\text{O}_3/\text{SiO}_2$  interfaces. Therefore, the origin of positive  $V_{\text{FB}}$  shift would be the dipole layer at the  $\text{Al}_2\text{O}_3/\text{SiO}_2$  interface. In order to clarify that  $\text{Al}_2\text{O}_3$  fabrication processes had no impact on the  $\text{SiO}_2/4\text{H-SiC}$  interface, we estimated the interface state density ( $D_{\text{it}}$ ) before and after  $\text{Al}_2\text{O}_3$  deposition. Figure 3 shows the  $D_{\text{it}}$  for the MOS capacitors with and without the  $\text{Al}_2\text{O}_3$  layer on top, followed by PDA. We could observe that there was almost no change of  $D_{\text{it}}$  after the  $\text{Al}_2\text{O}_3$  fabrication process. From these results, positive  $V_{\text{FB}}$  shift can be achieved only by the introduction of a few nanometer  $\text{Al}_2\text{O}_3$  on top, while maintaining the MOS interface quality.

**[Conclusions]** To achieve higher  $V_{\text{FB}}$ , we deposited very thin  $\text{Al}_2\text{O}_3$  layers on top of thermally oxidized  $\text{SiO}_2$ . Thanks to the interface dipole layer effects at  $\text{Al}_2\text{O}_3/\text{SiO}_2$ , we successfully fabricated  $\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$  MOS capacitors with higher  $V_{\text{FB}}$  than  $\text{SiO}_2/4\text{H-SiC}$  MOS capacitors (~0.8 V), while maintaining the  $\text{SiO}_2/\text{SiC}$  interface quality. Considering that multilayer stack ( $\text{Al}_2\text{O}_3/\text{SiO}_2/\text{Al}_2\text{O}_3 \dots$ ) is expected to increase  $V_{\text{FB}}$  further, which has been already demonstrated on Si MOS capacitor [3], this technique can be a great option for the nitrided SiC devices against the unwanted negative shift of  $V_{\text{FB}}$  which is often introduced by typical nitridation processes [4].


**References** [1] M. Noguchi et al., IEDM Tech. Digest p.185 (2018). [2] T. H. Kil and K. Kita, Appl. Phys. Lett. 116, 122103 (2020). [3] H. Kamata and K. Kita, Appl. Phys. Lett. 110, 102106 (2017). [4] G. Chung et al., Appl. Surf. Sci. 184, 399 (2001).



**Fig.1** 1MHz Bidirectional C-V curves of  $\text{SiO}_2/\text{SiC}$  MOS capacitors with and without  $\text{Al}_2\text{O}_3$  thin film.



**Fig.2**  $V_{\text{FB}}$ -CET plots of  $\text{SiO}_2/\text{SiC}$  MOS capacitors with and without  $\text{Al}_2\text{O}_3$  thin film.



**Fig.3** Estimated  $D_{\text{it}}$  of MOS capacitors with and without  $\text{Al}_2\text{O}_3$  thin film by conductance method.