Effect of Gate Voltage on the Thermoelectric Properties of an InGaZnO/SiO₂ Standard Thin Film Transistor

NAIST, °Jenichi Clairvaux Felizco, Mutsunori Uenuma, Mami N. Fujii and Yukiharu Uraoka

E-mail: jenichi.felizco.jz1@ms.naist.jp

Introduction

Indium gallium zinc oxide (InGaZnO) is commonly used as a channel layer thin film transistors (TFT) owing to its low temperature processability, superior mobility, and low leakage current [1]. However, its thermoelectric (TE) properties are relatively less-explored; most studies focused on pristine thin films [2]. In pristine InGaZnO thin films, there is a commonly observed maximum power factor (PF~0.07 mW/mK²) owing to the coupled but opposing relationships of Seebeck coefficient (S) and electrical conductivity (σ) on the carrier concentration (n). In order to decouple these properties, the material structure is usually engineered such that the electron conduction is confined in an extremely narrow quantum well, such as in nanostructures of two-dimensional electron systems [3]. In this study, the TE performance of a typical InGaZnO TFT with SiO₂ gate insulator is investigated. In a typical TFT, electrons is expected to accumulate at the channel/insulator interface in its ON state, so it is expected to be a region of high σ . However, it has not been studied whether this region can also be thermoelectrically active.

Experimental

Bottom-gate top-contact TE-TFTs were fabricated on p-type Si gate electrode with 85 nm of thermally oxidized SiO₂ layer as the gate insulator. The InGaZnO channel (70 nm) was deposited via RF magnetron sputtering (In₂O₃:Ga₂O₃:ZnO = 2:2:1) at room temperature. The RF power and pressure during deposition were 100 W and 0.6 Pa, respectively. Next, a metal thin film layer (80 nm Ti/20 nm Au) was deposited via electron beam evaporation. The channel islands, as well as the source and drain electrodes were patterned by standard photolithography. Finally, the fabricated devices were post-annealed at 300°C for 2h under air (N₂:O₂ = 4:1). The transfer (I_D - V_G) and output (I_D - V_D) curves were obtained using a semiconductor parameter analyzer (Agilent 4156C). To measure the Seebeck coefficient (S), the method by Liang, et. al was adopted [4]. However, the Δ T was derived from thermal images obtained using an infrared thermal microscope (QFI)

placed on top of the device. The power factor (PF=S² σ) was then calculated using the electrical conductivity σ obtained from the $I_{\rm D}$ - $V_{\rm D}$ curves.

Results and Discussion

Fig. 1a reveals that the InGaZnO TE-TFT exhibit proper switching, with a $\mu = 10.4$ cmV⁻¹S⁻¹. This suggests typical transistor behavior, even at a low $V_{\rm D}$ of 100 μ V, where the Seebeck voltage is expected to range. Similarly, the PF exhibits a switching behavior under positive $V_{\rm G}$, as revealed in Fig. 1b, with a maximum of ~0.1 mW/mK² at $V_{\rm G} = 40$ V. This superior PF can mostly be attributed to the σ increasing by two orders of magnitude, while maintaining a decrease in S to only \sim 35%. This suggests a possible suppression of the coupling reaction of S and σ , owing to the electron confinement at the extremely narrow accumulation layer formed at the InGaZnO/SiO₂ interface. Using the Kamiya-Nomura percolation model, it was also determined that the TE-TFT can potentially reach about twice the predicted PF limit of pristine InGaZnO thin films. This suggests that an InGaZnO TFT can also simultaneously act as a TE device with a promising performance, which paves the way for future self-powered transparent electronic devices.




Fig. 1. (a) Transfer curve and (b) PF vs $V_{\rm G}$ plot of the InGaZnO/SiO₂ TE-TFT.

^[1] K. Nomura, et.al, Nature, 432, 488–492 (2004)

^[2] J. Felizco, et.al, Appl. Surf. Sci. 527, 14679, (2020).

^[3] A. Boukai, et. al., *Nature* 451, 168–171, (2008).

^[4] D. Liang, et. al, Appl. Phys. Lett. 116, 143503 (2020)

^[5] S. Shimizu, et al., PNAS 113 (23) 6438-6443. 2016

^[6] H. Ohta, et al., Adv. Sci. 4, 1700696 (2017).