[C-2-7] Josephson Full Adder Circuit Using Four-Junction Logic(4JL) Gate Hiroshi Nakagawa、Eiichi Sogawa、Susumu Takada、Hisao Hayakawa (1.Electrotechnical Laboratory) https://doi.org/10.7567/SSDM.1982.C-2-7