Tomohiro Tamura

→ Search for Tomohiro Tamura in Google Scholar

Speaker, Author, Co-Author

Sun. Mar 18, 2018 1:15 PM - 4:30 PM B303 (53-303)

Oral presentation
| 11 Superconductivity
| 11.5 Junction and circuit fabrication process, digital applications

[18p-B303-1~12] 11.5 Junction and circuit fabrication process, digital applications

1:45 PM - 2:00 PM

△ [18p-B303-3] Reduction of the circuit area of an 8-word by 1-bit register file using quantum flux parametron latch

〇Tomohiro Tamura¹, Naoki Takeuchi^2,3, Christopher Ayala², Yuki Yamanashi^1,2, Nobuyuki Yoshikawa^1,2 (1.Dept. of Electrical and Computer Eng., Yokohama Nat'l Univ., 2.IAS, Yokohama Nat'l Univ., 3.JST-PRESTO)

▲