Yutaka Adachi

→ Search for Yutaka Adachi in Google Scholar

Speaker, Author, Co-Author

Mon. Mar 11, 2019 9:30 AM - 11:30 AM PB3 (PB)

Poster presentation
| 13 Semiconductors
| 13.5 Semiconductor devices/ Interconnect/ Integration technologies

[11a-PB3-1~11] 13.5 Semiconductor devices/ Interconnect/ Integration technologies

9:30 AM - 11:30 AM

[11a-PB3-1] Semiconductor Storage System with Asymmetric Write/Read Latency ReRAMs

〇Yutaka Adachi¹, Chihiro Matsui², Ken Takeuchi^1,2 (1.Chuo Univ., 2.Chuo Univ. Research and Development Initiative)