Chitra Pandy

→ Search for Chitra Pandy in Google Scholar

Speaker, Author, Co-Author

Thu. Mar 12, 2020 9:30 AM - 11:30 AM PB4 (PB)

Poster presentation
| 13 Semiconductors
| 13.5 Semiconductor devices/ Interconnect/ Integration technologies

[12a-PB4-1~13] 13.5 Semiconductor devices/ Interconnect/ Integration technologies

9:30 AM - 11:30 AM

▲ [12a-PB4-10] Power delay analysis of half and full adder circuits using GAA CNTFET with different chirality and channel

〇(DC)Chitra Pandy¹, Singh Rohitkumar¹, V N Ramakrishnan², Hidenori Mimura¹ (1.Shizuoka University, 2.VIT University)