Rie Matsumoto

→ Search for Rie Matsumoto in Google Scholar

Speaker, Author, Co-Author

Tue. Sep 20, 2022 1:45 PM - 5:30 PM B101 (B101)

Oral presentation
| 10 Spintronics and Magnetics
| 10.3 Spin devices, magnetic memories and storages

[20p-B101-1~12] 10.3 Spin devices, magnetic memories and storages

3:15 PM - 3:30 PM

▲ [20p-B101-5] Reduction of Write Error Rate in Voltage-Induced Heavily-Damped Precessional Switching by Elliptic Cylinder Shaped Recording Layer

〇Rie Matsumoto¹, Shinji Yuasa¹, Hiroshi Imamura¹ (1.AIST RCECT)