A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

Rajat - Butola

Presentation information

Short Oral Presentation

01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[SO-PS-01] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

Thu. Sep 7, 2023 1:30 PM - 2:00 PM Room F (224, Bldg. 2)

Session Chairs: Hidetoshi Oishi (Sony Semiconductor Solutions Corp.), Keisuke Yamamoto (Kyushu Univ)

1:50 PM - 1:52 PM

[SO-PS-01-11] A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

Rajat - Butola¹, ^○Sekhar Reddy Kola¹, Yiming Li¹ (1. National Yang Ming Chiao Tung Univ. (Taiwan))

Abstract password authentication.
PA password is required to view abstracts. You can find the password in the "Advance Program".The "Advance Program" is handed out at the registration desk to registered participants.

Presentation information

[SO-PS-01] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[SO-PS-01-11] A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

Password